1
0
mirror of synced 2026-01-26 12:13:24 +00:00
Files
YosysHQ.yosys/techlibs
Clifford Wolf 95944eb69e make all vector-size related integer params in $mem sim model signed
this fixes iverilog crashes such as the following:
warning: verinum::as_long() truncated 32 bits to 31, returns 2147483647
draw_net_input.c:711: Error: malloc() ran out of memory.
2015-04-05 17:26:53 +02:00
..
2015-03-25 09:00:41 +01:00
2013-01-05 11:19:11 +01:00