YosysHQ.yosys/techlibs/xilinx at c0e2b3eb11657fc9a4eb9f04073a4f5f8affaa55 - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-02-12 11:17:05 +00:00

Files

History

Clifford Wolf c52a4cdeed Added "dffinit", Support for initialized Xilinx DFF

2015-04-04 19:00:15 +02:00

..

Added Xilinx example for Basys3 board

2015-02-01 17:09:34 +01:00

Various cleanups in xilinx techlib

2015-01-18 19:43:54 +01:00

arith_map.v

Various cleanups in xilinx techlib

2015-01-18 19:43:54 +01:00

brams_map.v

Added missing ports and parameters to xilinx brams

2015-02-01 15:42:59 +01:00

brams.txt

Various cleanups in xilinx techlib

2015-01-18 19:43:54 +01:00

cells_map.v

Various cleanups in xilinx techlib

2015-01-18 19:43:54 +01:00

cells_sim.v

Disabled (unused) Xilinx tristate buffers

2015-02-04 16:33:59 +01:00

Makefile.inc

Various cleanups in xilinx techlib

2015-01-18 19:43:54 +01:00

synth_xilinx.cc

Added "dffinit", Support for initialized Xilinx DFF

2015-04-04 19:00:15 +02:00