github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 06:40:15 +00:00
Code Issues Releases Wiki Activity
Files
c1921b45619fbca4cbcafe3cd9cfdc0fe29e251c
YosysHQ.yosys/techlibs/xilinx/cells_xtra.py
Marcin Kościelnicki 526fe4cb89 xilinx: Add simulation model for IBUFG.
2019-10-10 13:16:03 +02:00

30 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink