github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-02 06:26:59 +00:00
Code Issues Releases Wiki Activity
Files
c26b2bf543a226e65a3fb07040bb278d668accf2
YosysHQ.yosys/tests/sat/asserts_seq.ys
Clifford Wolf 482d9208aa Added read_verilog -sv options, added support for bit, logic, 
allways_ff, always_comb, and always_latch
2014-06-12 11:54:20 +02:00

555 B
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink