This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-17 18:12:43 +00:00
Code
Issues
Releases
Wiki
Activity
Files
c96d02b2045fac07417015a789940576fa65f48d
YosysHQ.yosys
/
frontends
/
verilog
History
Emil J. Tywoniak
81bbde62ca
verilog_parser: silence yynerrs warning
2024-10-15 08:32:55 -04:00
..
.gitignore
…
const2ast.cc
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
Makefile.inc
Treat all bison warnings as errors in verilog front-end
2020-07-15 11:57:31 +02:00
preproc.cc
set default_nettype to wire for resetall
2022-08-10 13:28:19 +02:00
preproc.h
verilog: save and restore overwritten macro arguments
2021-07-28 21:52:16 -04:00
verilog_frontend.cc
read_verilog: Add missing defaults for flags
2024-05-07 20:25:36 +02:00
verilog_frontend.h
verilog: Squash a memory leak.
2021-06-14 17:07:41 +02:00
verilog_lexer.l
fmt: %t/$time support
2023-08-11 04:46:52 +02:00
verilog_parser.y
verilog_parser: silence yynerrs warning
2024-10-15 08:32:55 -04:00