github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 23:00:15 +00:00
Code Issues Releases Wiki Activity
Files
ccf36cb7d81a9513db15b8a36c240d2c7ec9f5b5
YosysHQ.yosys/techlibs/simlib.v
Clifford Wolf ad9bbcbf40 Added $lut cells and abc lut mapping support
2013-07-23 16:19:34 +02:00

18 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink