github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-17 10:11:18 +00:00
Code Issues Releases Wiki Activity
Files
cf020befeb99df2296f2efe722410e49becb44dd
YosysHQ.yosys/Makefile
Eddie Hung da5f830395 Merge pull request #1098 from YosysHQ/xaig 
"abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs)
2019-06-28 10:59:03 -07:00

31 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink