github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-23 07:51:45 +00:00
Code Issues Releases Wiki Activity
Files
cfddef5d7d265d2260aad2d6ea8595f8b660eb6a
YosysHQ.yosys/techlibs/common/simlib.v
Marcelina Kościelnicka 19720b970d memory: Introduce $meminit_v2 cell, with EN input.
2021-07-28 23:18:38 +02:00

54 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink