github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-17 18:12:43 +00:00
Code Issues Releases Wiki Activity
Files
d351b7cb99efe8c412ef7fa8bc0b99b72bc56726
YosysHQ.yosys/kernel/rtlil.cc
Clifford Wolf 3b796c033c Add RTLIL::Const::ext[su](), fix RTLIL::SigSpec::extend_u0 for 0-size signals 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-03-23 14:38:48 +01:00

102 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink