github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-28 12:59:00 +00:00
Code Issues Releases Wiki Activity
Files
d39a5a77a9ec58ea97af91c961b02b5a55deaaa7
YosysHQ.yosys/kernel/rtlil.cc
Clifford Wolf 287de4b848 Add rewrite_sigspecs2, Improve remove() wires 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-05-15 16:01:00 +02:00

106 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink