1
0
mirror of synced 2026-04-25 11:52:05 +00:00
Files
YosysHQ.yosys/kernel/celledges.cc
KrystalDelusion 31b00b4c72 celledges: Use b_width_capped for left shifts
`b_width_capped` already exists for preventing arithmetic overflow, limiting the value of `b_width` to 30.  This just changes the left shifts to also use it.
The caveat of incorrect results for extremely large values of `a_width` still applies, as does the improbability of that actually happening.
This fixes #4844 (or at least, the floating point exception; the circuit still isn't valid but I think that's fine).
2025-01-31 11:03:33 +13:00

14 KiB