github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-03 23:00:15 +00:00
Code Issues Releases Wiki Activity
Files
df5ebfa0a0fc6d060caaa21b74a2f1a7b4ba0f86
YosysHQ.yosys/kernel/rtlil.cc
Ruben Undheim a8200a773f A few modifications after pull request comments 
- Renamed Design::packages to Design::verilog_packages
- No need to include ast.h in rtlil.h
2016-06-18 14:23:38 +02:00

94 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink