This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-14 09:19:24 +00:00
Code
Issues
Releases
Wiki
Activity
Files
e47218e9ea678b705cb79e687fa88d8afb2ced4e
YosysHQ.yosys
/
frontends
/
verilog
History
Clifford Wolf
7ff802e199
Verilog front-end: define `BLACKBOX in -lib mode
2015-04-19 21:30:46 +02:00
..
.gitignore
Updated .gitignore file for ilang and verilog frontends
2014-10-15 01:14:38 +02:00
const2ast.cc
Fixed two minor bugs in constant parsing
2014-11-24 14:39:24 +01:00
Makefile.inc
Enable bison to be customized
2015-01-08 09:56:20 -02:00
preproc.cc
Fixed handling of "//" in filenames in verilog pre-processor
2015-02-14 08:41:03 +01:00
verilog_frontend.cc
Verilog front-end: define `BLACKBOX in -lib mode
2015-04-19 21:30:46 +02:00
verilog_frontend.h
Added non-std verilog assume() statement
2015-02-26 18:47:39 +01:00
verilog_lexer.l
Ignore celldefine directive in verilog front-end
2015-03-25 19:46:12 +01:00
verilog_parser.y
Added non-std verilog assume() statement
2015-02-26 18:47:39 +01:00