github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-25 20:02:10 +00:00
Code Issues Releases Wiki Activity
Files
e47218e9ea678b705cb79e687fa88d8afb2ced4e
YosysHQ.yosys/frontends/verilog/.gitignore
Clifford Wolf f65e1c309f Updated .gitignore file for ilang and verilog frontends
2014-10-15 01:14:38 +02:00

5 lines
82 B
Plaintext
Raw Blame History

verilog_lexer.cc
verilog_parser.output
verilog_parser.tab.cc
verilog_parser.tab.h
Reference in New Issue View Git Blame Copy Permalink