YosysHQ.yosys/techlibs/common/simcells.v at e91548b33e62169f73ee132dd174ea99a22135db - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-05-05 23:55:43 +00:00

Files

Clifford Wolf 53655d173b Added $global_clock verilog syntax support for creating $ff cells

2016-10-14 12:33:56 +02:00

30 KiB

Raw Blame History

View Raw