github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-26 12:18:43 +00:00
Code Issues Releases Wiki Activity
Files
eb80d3d43fdb070fe99718501d3b0fbdca61ab8d
YosysHQ.yosys/frontends/verilog/preproc.cc
Jim Paris 4a229e5b95 Support SystemVerilog `` extension for macros
2018-05-17 00:09:56 -04:00

13 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink