github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-03 15:32:58 +00:00
Code Issues Releases Wiki Activity
Files
ed83f0dea8a2ddd05d34ec25bc2fb093fd044cfb
YosysHQ.yosys/kernel/rtlil.cc
NotAFile 349c0ff0a7 Add some more reserve calls to RTLIL::Const 
This results in a slight ~0.22% total speedup synthesizing vexriscv
2022-03-25 18:38:00 +00:00

140 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink