github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-24 19:40:49 +00:00
Code Issues Releases Wiki Activity
Files
ef536c4b1d4e8564a4f2d03332f2efc58d52d172
YosysHQ.yosys/tests/verilog/absurd_width.ys
Zachary Snow c18ddbcd82 verilog: impose limit on maximum expression width 
Designs with unreasonably wide expressions would previously get stuck
allocating memory forever.
2021-03-04 15:20:52 -05:00

293 B
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink