1
0
mirror of synced 2026-05-01 22:17:38 +00:00
Files
YosysHQ.yosys/tests/liberty/semicolextra.lib.verilogsim.ok

12 lines
165 B
Plaintext

module DFF (D, CK, Q);
reg IQ, IQN;
input D;
input CK;
output Q;
always @(posedge CK) begin
// "D"
IQ <= D;
IQN <= ~(D);
end
endmodule