github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-26 20:28:22 +00:00
Code Issues Releases Wiki Activity
Files
f75aee87e3038f663dc61f9d3098d5056ccdced7
YosysHQ.yosys/techlibs/xilinx/cells_sim.v
Clifford Wolf 6991c132b5 Add Xilinx RAM64X1D and RAM128X1D simulation models
2018-03-07 17:31:48 +01:00

5.9 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink