github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-25 11:52:05 +00:00
Code Issues Releases Wiki Activity
Files
f7881ced9e8d2a1fdeef33ceb5a4021fb8eaaf24
YosysHQ.yosys/tests/simple/param_attr.v
Maciej Kurc 1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
2019-05-16 12:53:43 +02:00

181 B
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink