github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-19 02:47:35 +00:00
Code Issues Releases Wiki Activity
Files
f8f572fbfc4e5de3afa7dc05f5fa1feff87aabd3
YosysHQ.yosys/techlibs/xilinx/cells_sim.v
Marcin Kościelnicki 526fe4cb89 xilinx: Add simulation model for IBUFG.
2019-10-10 13:16:03 +02:00

32 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink