github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-25 11:52:05 +00:00
Code Issues Releases Wiki Activity
Files
faa1c2e7fecaf20e9506746d784eb50498d80602
YosysHQ.yosys/tests/sat/asserts.ys
Clifford Wolf 482d9208aa Added read_verilog -sv options, added support for bit, logic, 
allways_ff, always_comb, and always_latch
2014-06-12 11:54:20 +02:00

110 B
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink