github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-24 00:03:50 +00:00
Code Issues Releases Wiki Activity
Files
fba499b8666ef33bc5b11ce2df7b8b18a5aeaa75
YosysHQ.yosys/passes/techmap/dffinit.cc
Clifford Wolf 9ac560f5d3 Add "dffinit -highlow" and fix synth_intel 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-01-09 18:42:19 +01:00

5.0 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink