github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 22:17:38 +00:00
Code Issues Releases Wiki Activity
Files
feff32914bfeefbc7e02cc73639ce3d7ae44d331
YosysHQ.yosys/techlibs/xilinx/cells_sim.v
Marcelina Kościelnicka cd6f0732f3 xilinx: Add FDRSE_1, FDCPE_1.
2021-01-27 00:32:00 +01:00

157 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink