1
0
mirror of synced 2026-04-12 16:49:03 +00:00

Initial page

Aleks-Daniel Jakimenko-Aleksejev
2016-11-12 23:57:31 +02:00
parent ff84bccd1a
commit 419b3b45c1

3
Tutorials.md Normal file

@@ -0,0 +1,3 @@
Add here any tutorials related to yosys:
* https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki/Home_EN