1
0
mirror of https://github.com/aap/pdp6.git synced 2026-04-25 03:44:43 +00:00
Files
aap.pdp6/verilog/quartus/fpdpga6.cdf
2016-12-10 00:00:16 +01:00

14 lines
331 B
Mathematica

/* Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition */
JedecChain;
FileRevision(JESD32A);
DefaultMfr(6E);
P ActionCode(Cfg)
Device PartName(5CGXFC5C6F27) Path("C:/Users/aap/src/pdp6/verilog/quartus/output_files/") File("fpdpga6.sof") MfrSpec(OpMask(1));
ChainEnd;
AlteraBegin;
ChainType(JTAG);
AlteraEnd;