1
0
mirror of https://github.com/antonblanchard/chiselwatt.git synced 2026-03-06 11:24:02 +00:00

Need reg on pll_bypass.v outputs

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
This commit is contained in:
Anton Blanchard
2020-02-03 10:37:00 +11:00
committed by Anton Blanchard
parent c4ac79c1d7
commit 8293ade696

View File

@@ -1,7 +1,7 @@
module pll(
input clki,
output clko,
output lock
output reg clko,
output reg lock
);
always @* begin