github.com/antonblanchard.chiselwatt
1
0
Fork 0
mirror of https://github.com/antonblanchard/chiselwatt.git synced 2026-01-13 15:27:47 +00:00
Code Releases Activity

Need reg on pll_bypass.v outputs

Browse Source 
Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
This commit is contained in:
Anton Blanchard 2020-02-03 10:37:00 +11:00 committed by Anton Blanchard
parent c4ac79c1d7
commit 8293ade696
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
pll/pll_bypass.v
View File

@ -1,7 +1,7 @@
module pll(
input clki,
output clko,
output lock
output reg clko,
output reg lock
);
always @* begin