mirror of
https://github.com/antonblanchard/chiselwatt.git
synced 2026-02-12 19:17:44 +00:00
13 lines
136 B
Verilog
13 lines
136 B
Verilog
module pll(
|
|
input clki,
|
|
output reg clko,
|
|
output reg lock
|
|
);
|
|
|
|
always @* begin
|
|
lock <= 1;
|
|
clko <= clki;
|
|
end
|
|
|
|
endmodule
|