Benjamin Herrenschmidt e5aa0e9dc9 uart: Remove combinational loops on ack and stall signal ...

They hurt timing forcing signals to come from the master and back
again in one cycle. Stall isn't sampled by the master unless there
is an active cycle so masking it with cyc is pointless. Masking acks
is somewhat pointless too as we don't handle early dropping of cyc
in any of our slaves properly anyways.

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>

2020-06-13 11:38:34 +10:00

11 KiB

Raw Permalink Blame History

View Raw