github.com/antonblanchard.microwatt
1
0
Fork 0
mirror of https://github.com/antonblanchard/microwatt.git synced 2026-02-02 23:01:11 +00:00
Code Releases Activity
Files
4e78b8078eec8d5bf13ae62882f0ce49207d724d
antonblanchard.microwatt/fpga
History
Anton Blanchard 4e78b8078e Merge branch 'master' into litedram
2020-05-19 12:28:02 +10:00
..
arty_a7.xdc
fpga: Hookup Arty to litedram
2020-05-08 21:06:16 +10:00
clk_gen_bypass.vhd
Fix clk_gen_bypass
2019-10-13 14:41:53 +11:00
clk_gen_mcmm.vhd
Improve PLL/MMCM clocks configuration
2019-09-30 13:57:36 +10:00
clk_gen_plle2.vhd
Improve PLL/MMCM clocks configuration
2019-09-30 13:57:36 +10:00
cmod_a7-35.xdc
Add SPI configuration to Xilinx constraint files
2019-12-09 16:12:37 +11:00
firmware.hex
Add a few more FPGA related files
2019-08-23 16:23:53 +10:00
hello_world.hex
hello_world: Use new headers and frequency from syscon
2020-05-08 21:06:16 +10:00
LICENSE
Initial import of microwatt
2019-08-22 16:46:13 +10:00
main_bram.vhdl
Fix some ghdlsynth issues with fpga_bram
2020-01-11 14:34:25 +11:00
nexys_a7.xdc
Add SPI configuration to Xilinx constraint files
2019-12-09 16:12:37 +11:00
nexys-video.xdc
fpga: Hookup nexys-video to litedram
2020-05-08 21:06:16 +10:00
pp_fifo.vhd
pp_fifo: Fix full fifo losing all data on simultaneous push & pop
2020-05-15 20:49:09 +10:00
pp_soc_uart.vhd
pp_soc_uart: Fix rx synchronizers and ensure stable tx init state
2020-05-15 20:49:09 +10:00
pp_utilities.vhd
Initial import of microwatt
2019-08-22 16:46:13 +10:00
soc_reset_tb.vhdl
soc_reset: Use counters, add synchronizers
2020-05-16 12:42:58 +10:00
soc_reset.vhdl
soc_reset: Use counters, add synchronizers
2020-05-16 12:42:58 +10:00
top-arty.vhdl
arty/nexys: Rework reset with litedram
2020-05-16 12:42:58 +10:00
top-generic.vhdl
Some yosys fixes
2020-05-19 10:23:58 +10:00
top-nexys-video.vhdl
arty/nexys: Rework reset with litedram
2020-05-16 12:42:58 +10:00