Michael Neuling b4f20c20b9 XICS interrupt controller ...

New unified ICP and ICS XICS compliant interrupt controller.
Configurable number of hardware sources.

Fixed hardware source number based on hardware line taken. All
hardware interrupts are a fixed priority. Level interrupts supported
only.

Hardwired to 0xc0004000 in SOC (UART is kept at 0xc0002000).

Signed-off-by: Michael Neuling <mikey@neuling.org>

2020-04-23 16:36:49 +10:00

5.6 KiB

Raw Blame History

View Raw