Paul Mackerras 9c40ddffd2 execute1: Implement LPCR[EVIRT] bit ...

This implements the EVIRT bit in the LPCR register.  When set to 1,
EVIRT causes mfspr and mtspr to an undefined SPR number in privileged
mode (i.e. hypervisor mode) to cause a hypervisor emulation assistance
interrupt.  When set to 0, such instructions are executed as no-ops.

Signed-off-by: Paul Mackerras <paulus@ozlabs.org>

2025-09-30 13:37:07 +10:00

39 KiB

Raw Blame History

View Raw