github.com/captain-amygdala.pistorm
1
0
Fork 0
mirror of https://github.com/captain-amygdala/pistorm.git synced 2026-01-28 04:37:39 +00:00
Code Issues Projects Releases Wiki Activity

unused, duplicate

Browse Source
This commit is contained in:
Rob Andrews
2021-03-04 02:11:26 +00:00
parent de02e4dc9e
commit dd2bfef6da
1 changed files with 0 additions and 52 deletions
Download Patch File Download Diff File Expand all files Collapse all files

52
platforms/amiga/registers.h
View File

@@ -1,52 +0,0 @@
/**
* amiga custom chip registers
*
* transcribed from adcd 2.1 amigaguide. likely omits aa chipset registers, and gayle.
*
* just nine <nine@aphlor.org>
*/
#ifndef _AMIGA_REGISTERS_H
#define _AMIGA_REGISTERS_H
/**
* three discernable banks which cover all amiga systems.
*
* bfd000-bfdf00 for the even cia
* bfe001-bfef01 for the odd cia
* dff000-dfffff for custom chip registers
*
* we will concern ourselves with the custom chip registers here; the cia is for additional i/o ops
*/
#define CREG_BASE 0xdff000
#define CREG_END 0xdfffff
#define BLTDDAT CREG_BASE + 0x000 // agnus, blitter destination early read address (dummy)
#define DMACONR CREG_BASE + 0x002 // agnus, paula dma control + blitter status read
#define VPOSR CREG_BASE + 0x004 // ecs agnus, read vertical msb + frame flop
#define VHPOSR CREG_BASE + 0x006 // agnus, vertical + horizonal position of beam
#define DSKDATR CREG_BASE + 0x008 // paula, disk data early read address (dummy)
#define JOY0DAT CREG_BASE + 0x00a // denise, input port 0 data
#define JOY1DAT CREG_BASE + 0x00c // denise, input port 1 data
// clxdat
// adkconr
// pot0dat
// pot1dat
// potgor
#define SERDATR CREG_BASE + 0x018 // paula, serial port data and status, read
// dskbytr
// internar
// intreqr
// dskpth
// dskptl
// dsklen
// refptr
// vposw
// vhposw
// copcon
#define SERDAT CREG_BASE + 0x030 // paula, serial port data and stop bits, write
#define SERPER CREG_BASE + 0x032 // paula, serial port speed and control
// @todo: the rest?!
#endif