1
0
mirror of synced 2026-02-27 09:09:50 +00:00

added README.md

This commit is contained in:
Brad Parker
2016-01-02 12:17:45 -05:00
parent e526fff7c6
commit 116cbe08db

10
README.md Normal file
View File

@@ -0,0 +1,10 @@
# cpus-pdp8
Verilog FPGA PDP-8/i cpu
A working PDP-8/i cpu with an RF08 disk emulator which uses a IDE disk as a backing store. It boots TSS/8.
Included are several versions of TSS/8 sources with utilites to build the base o/s from scratch.
A base file system with utilties is required as I have not yet found all the sources for the base utilties.