121 lines
6.2 KiB
Plaintext
121 lines
6.2 KiB
Plaintext
Release 8.2.03i - Bitgen I.34
|
|
Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved.
|
|
Loading device for application Rf_Device from file '3s1000.nph' in environment
|
|
C:\Xilinx.
|
|
"top" is an NCD, version 3.1, device xc3s1000, package ft256, speed -5
|
|
Opened constraints file top.pcf.
|
|
|
|
Fri Apr 23 22:48:38 2010
|
|
|
|
C:\Xilinx\bin\nt\bitgen.exe -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g ConfigRate:6 -g CclkPin:PullUp -g M0Pin:PullUp -g M1Pin:PullUp -g M2Pin:PullUp -g ProgPin:PullUp -g DonePin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g DCMShutdown:Disable -g DCIUpdateMode:AsRequired -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Match_cycle:Auto -g Security:None -g DonePipe:No -g DriveDone:No top.ncd
|
|
|
|
Summary of Bitgen Options:
|
|
+----------------------+----------------------+
|
|
| Option Name | Current Setting |
|
|
+----------------------+----------------------+
|
|
| Compress | (Not Specified)* |
|
|
+----------------------+----------------------+
|
|
| Readback | (Not Specified)* |
|
|
+----------------------+----------------------+
|
|
| CRC | Enable** |
|
|
+----------------------+----------------------+
|
|
| DebugBitstream | No** |
|
|
+----------------------+----------------------+
|
|
| ConfigRate | 6** |
|
|
+----------------------+----------------------+
|
|
| StartupClk | Cclk** |
|
|
+----------------------+----------------------+
|
|
| DCMShutdown | Disable** |
|
|
+----------------------+----------------------+
|
|
| DCIUpdateMode | AsRequired** |
|
|
+----------------------+----------------------+
|
|
| CclkPin | Pullup** |
|
|
+----------------------+----------------------+
|
|
| DonePin | Pullup** |
|
|
+----------------------+----------------------+
|
|
| HswapenPin | Pullup* |
|
|
+----------------------+----------------------+
|
|
| M0Pin | Pullup** |
|
|
+----------------------+----------------------+
|
|
| M1Pin | Pullup** |
|
|
+----------------------+----------------------+
|
|
| M2Pin | Pullup** |
|
|
+----------------------+----------------------+
|
|
| ProgPin | Pullup** |
|
|
+----------------------+----------------------+
|
|
| TckPin | Pullup** |
|
|
+----------------------+----------------------+
|
|
| TdiPin | Pullup** |
|
|
+----------------------+----------------------+
|
|
| TdoPin | Pullup** |
|
|
+----------------------+----------------------+
|
|
| TmsPin | Pullup** |
|
|
+----------------------+----------------------+
|
|
| UnusedPin | Pulldown** |
|
|
+----------------------+----------------------+
|
|
| GWE_cycle | 6** |
|
|
+----------------------+----------------------+
|
|
| GTS_cycle | 5** |
|
|
+----------------------+----------------------+
|
|
| LCK_cycle | NoWait** |
|
|
+----------------------+----------------------+
|
|
| Match_cycle | Auto** |
|
|
+----------------------+----------------------+
|
|
| DONE_cycle | 4** |
|
|
+----------------------+----------------------+
|
|
| Persist | No* |
|
|
+----------------------+----------------------+
|
|
| DriveDone | No** |
|
|
+----------------------+----------------------+
|
|
| DonePipe | No** |
|
|
+----------------------+----------------------+
|
|
| Security | None** |
|
|
+----------------------+----------------------+
|
|
| UserID | 0xFFFFFFFF** |
|
|
+----------------------+----------------------+
|
|
| ActivateGclk | No* |
|
|
+----------------------+----------------------+
|
|
| ActiveReconfig | No* |
|
|
+----------------------+----------------------+
|
|
| PartialMask0 | (Not Specified)* |
|
|
+----------------------+----------------------+
|
|
| PartialMask1 | (Not Specified)* |
|
|
+----------------------+----------------------+
|
|
| PartialMask2 | (Not Specified)* |
|
|
+----------------------+----------------------+
|
|
| PartialGclk | (Not Specified)* |
|
|
+----------------------+----------------------+
|
|
| PartialLeft | (Not Specified)* |
|
|
+----------------------+----------------------+
|
|
| PartialRight | (Not Specified)* |
|
|
+----------------------+----------------------+
|
|
| IEEE1532 | No* |
|
|
+----------------------+----------------------+
|
|
| Binary | No** |
|
|
+----------------------+----------------------+
|
|
* Default setting.
|
|
** The specified setting matches the default setting.
|
|
|
|
Running DRC.
|
|
WARNING:PhysDesignRules:372 - Gated clock. Clock net ram_rd is sourced by a
|
|
combinatorial pin. This is not good design practice. Use the CE pin to
|
|
control the loading of data into the flip-flop.
|
|
WARNING:PhysDesignRules:367 - The signal <slideswitch<4>_IBUF> is incomplete.
|
|
The signal does not drive any load pins in the design.
|
|
WARNING:PhysDesignRules:367 - The signal <slideswitch<5>_IBUF> is incomplete.
|
|
The signal does not drive any load pins in the design.
|
|
WARNING:PhysDesignRules:367 - The signal <slideswitch<6>_IBUF> is incomplete.
|
|
The signal does not drive any load pins in the design.
|
|
WARNING:PhysDesignRules:367 - The signal <slideswitch<7>_IBUF> is incomplete.
|
|
The signal does not drive any load pins in the design.
|
|
WARNING:PhysDesignRules:367 - The signal <button<0>_IBUF> is incomplete. The
|
|
signal does not drive any load pins in the design.
|
|
WARNING:PhysDesignRules:367 - The signal <button<1>_IBUF> is incomplete. The
|
|
signal does not drive any load pins in the design.
|
|
WARNING:PhysDesignRules:367 - The signal <button<2>_IBUF> is incomplete. The
|
|
signal does not drive any load pins in the design.
|
|
DRC detected 0 errors and 8 warnings.
|
|
Creating bit map...
|
|
Saving bit stream in "top.bit".
|
|
Bitstream generation is complete.
|