This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
livingcomputermuseum.UniBone
Watch
1
Star
0
Fork
0
You've already forked livingcomputermuseum.UniBone
mirror of
https://github.com/livingcomputermuseum/UniBone.git
synced
2026-02-13 03:15:08 +00:00
Code
Issues
Releases
Wiki
Activity
Files
6f2adbd216f4f975db95e41bc33eb56e0e4dc139
livingcomputermuseum.UniBone
/
10.01_base
/
2_src
/
shared
History
Joerg Hoppe
ea91180f28
Connected CPU20 to INTR,INIT,Power ON/OFF.
...
PRU INTR routing still do to.
2019-08-25 09:17:28 +02:00
..
ddrmem.h
Fix GitHub repository
2019-08-05 08:37:03 +02:00
iopageregister.h
Fix GitHub repository
2019-08-05 08:37:03 +02:00
mailbox.h
ACLO/DCLO/INIT moved from PRU to ARM
2019-08-19 13:12:42 +02:00
pru_pru_mailbox.h
Fix GitHub repository
2019-08-05 08:37:03 +02:00
tuning.h
Cleaned up signaling of DMA/INTR completion (using pthread_cond_wait).
2019-08-16 02:23:32 +02:00
unibus.h
Connected CPU20 to INTR,INIT,Power ON/OFF.
2019-08-25 09:17:28 +02:00
update_pru_config.sh
Initial
2019-04-05 11:30:26 +02:00