github.com/livingcomputermuseum.UniBone
1
0
Fork 0
mirror of https://github.com/livingcomputermuseum/UniBone.git synced 2026-01-27 12:32:11 +00:00
Code Issues Releases Wiki Activity
Files
ea91180f2831fa53cb2de3befce2e1dee94243a5
livingcomputermuseum.UniBone/10.02_devices
History
Joerg Hoppe ea91180f28 Connected CPU20 to INTR,INIT,Power ON/OFF. 
PRU INTR routing still do to.
2019-08-25 09:17:28 +02:00
..
1_doc
Big summer rework:
2019-08-02 16:45:54 +02:00
2_src
Connected CPU20 to INTR,INIT,Power ON/OFF.
2019-08-25 09:17:28 +02:00
3_test
Infrastructure for emulated CPUs: Bus arbitrator, Interrupt fielding processor
2019-08-16 19:04:12 +02:00
5_boot
Version 2019-06: many changes
2019-06-14 16:31:01 +02:00