github.com/livingcomputermuseum.cpus-pdp8
1
0
Fork 0
mirror of https://github.com/livingcomputermuseum/cpus-pdp8.git synced 2026-05-03 22:59:55 +00:00
Code Issues Releases Wiki Activity

TS8 assembly broken with EAE enabled, bootstrap routine for RK05 was too large.

Browse Source 
Ensmallened code in BOOT.
This commit is contained in:
Josh Dersch
2019-11-26 14:38:50 -08:00
parent 0c2e7678c4
commit 18d8363c9a
3 changed files with 4985 additions and 4993 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@@ -114,7 +114,7 @@ Several programs are at your disposal ("R CAT" while logged in under the Librari
Reconfiguring the system
------------------------
tss8_rk_lcm.dsk was built for a PDP-8/e/f/m system with 32KW of core, a TC08 dectape controller, a high-speed paper-tape reader and 8 KL8E/KL8JA asynchronous serial lines. If your PDP-8 has different a different hardware configuration than this, you may want to reconfigure and rebuild TSS-8. (This is required if you have less than 32KW of core or have a different CPU type. Nonexistent hardware doesn't generally cause issues, but removing supporting code from the system can free up extra core for TSS-8 structures.)
tss8_rk_lcm.dsk was built for a PDP-8/e/f/m system with 32KW of core, a TC08 dectape controller, a high-speed paper-tape reader and 8 KL8E/KL8JA asynchronous serial lines. If your PDP-8 has different a different hardware configuration than this, you may want to reconfigure and rebuild TSS-8. (This is required if you have less than 32KW of core or have a different CPU type or EAE configuration. Nonexistent hardware doesn't generally cause issues, but removing supporting code from the system can free up extra core for TSS-8 structures.)
Most of the configuration is in tss8_lcm2/melrose.pal -- this is fairly straightforward: set the parameters to correspond with your hardware.

9954
tss8_lcm2/ts8.lst
View File

File diff suppressed because it is too large Load Diff

22
tss8_lcm2/ts8.pal
View File

@@ -2152,33 +2152,29 @@ B7750, 7750
IFNZRO RKSYS < /SEE ABOVE (CHECK LISTING FOR START ADDRESS)
/AND MAKE SURE TO CLEAR AC, IF, DF BEFORE START!
BOOT,
DCA CADDR /RESET CORE ADDRESS, COUNT, AND
DCA RKADR /RESET CORE ADDRESS, COUNT, AND
TAD ICOUNT
DCA COUNT
DCA WS0
TAD IDADDR /DISK ADDRESS JUST IN CASE WE GET INVOKED
DCA DADDR /MORE THAN ONCE
BLOOP, TAD CADDR
DCA RKSWSE /MORE THAN ONCE
BLOOP, TAD RKADR
DLCA
TAD DSKFLD /DOUBLES AS READ COMMAND INTO HIGHEST FIELD
DLDC
TAD DADDR
TAD RKSWSE
DLAG
BWAIT, DSKP
JMP BWAIT /WAIT FOR READ TO COMPLETE
CLA
TAD CADDR
TAD RKADR
TAD C0400 /NEXT CORE ADDRESS
DCA CADDR
ISZ DADDR /NEXT DISK ADDRESS
ISZ COUNT
DCA RKADR
ISZ RKSWSE /NEXT DISK ADDRESS
ISZ WS0
JMP BLOOP /NEXT SECTOR
CIF CDF+CORMEM
JMP 0 /OFF TO INIT
IDADDR, 0040 /TRACK 2
DADDR, 0000 /CURRENT DISK ADDRESS
CADDR, 0 /CORE ADDRESS
ICOUNT, -16 /COUNT OF SECTORS TO BE READ
COUNT, 0
>
DSKFLD,
IFZERO RKSYS <