github.com/lowobservable.coax
1
0
Fork 0
mirror of https://github.com/lowobservable/coax.git synced 2026-02-27 09:28:56 +00:00
Code Issues Projects Releases Wiki Activity

Add receiver enable

Browse Source
This commit is contained in:
Andrew Kay
2020-03-28 18:06:20 -05:00
parent 3f8cf30899
commit 6ca7b6ba0e
2 changed files with 41 additions and 28 deletions
Download Patch File Download Diff File Expand all files Collapse all files

68
interface2/rtl/coax_rx.v
View File

@@ -3,6 +3,7 @@
module coax_rx (
input clk,
input rx,
input enable,
input data_read,
output active,
output reg [9:0] data = 10'b0,
@@ -37,7 +38,7 @@ module coax_rx (
wire bit_timer_enable;
wire bit_timer_sample;
assign bit_timer_enable = (state != CODE_VIOLATION_1A && state != CODE_VIOLATION_3B);
assign bit_timer_enable = (enable && state != CODE_VIOLATION_1A && state != CODE_VIOLATION_3B);
coax_rx_bit_timer #(
.CLOCKS_PER_BIT(CLOCKS_PER_BIT)
@@ -104,35 +105,46 @@ module coax_rx (
rx_0 <= rx;
rx_1 <= rx_0;
if (data_read && data_available)
if (enable)
begin
if (data_read && data_available)
data_available <= 0;
if (state == DATA)
begin
if (state != previous_state)
begin
input_data <= 10'b0;
input_data_counter <= 0;
parity_bit <= 1; // Even parity includes sync bit
end
else if (bit_timer_sample)
begin
input_data <= { input_data[8:0], rx_1 };
input_data_counter <= input_data_counter + 1;
if (rx_1)
parity_bit <= ~parity_bit;
end
end
else if (state == END_1 && state != previous_state)
begin
data <= input_data;
data_available <= 1;
end
state <= next_state;
previous_state <= state;
end
else
begin
state <= IDLE;
previous_state <= IDLE;
data <= 10'b0;
data_available <= 0;
if (state == DATA)
begin
if (state != previous_state)
begin
input_data <= 10'b0;
input_data_counter <= 0;
parity_bit <= 1; // Even parity includes sync bit
end
else if (bit_timer_sample)
begin
input_data <= { input_data[8:0], rx_1 };
input_data_counter <= input_data_counter + 1;
if (rx_1)
parity_bit <= ~parity_bit;
end
end
else if (state == END_1 && state != previous_state)
begin
data <= input_data;
data_available <= 1;
end
state <= next_state;
previous_state <= state;
end
assign active = (state >= SYNC_BIT && state <= END_1);

1
interface2/rtl/top.v
View File

@@ -65,6 +65,7 @@ module top (
) coax_rx (
.clk(clk_19mhz),
.rx(rx),
.enable(rx_enable && !tx_active),
.active(rx_active),
.data(rx_data),
.data_available(rx_data_available),