mirror of
https://github.com/mist-devel/mist-board.git
synced 2026-03-09 11:56:32 +00:00
MULU.L tests
This commit is contained in:
File diff suppressed because it is too large
Load Diff
@@ -1,247 +1,246 @@
|
||||
------------------------------------------------------------------------------
|
||||
------------------------------------------------------------------------------
|
||||
-- --
|
||||
-- Copyright (c) 2009-2013 Tobias Gubener --
|
||||
-- Subdesign fAMpIGA by TobiFlex --
|
||||
-- --
|
||||
-- This source file is free software: you can redistribute it and/or modify --
|
||||
-- it under the terms of the GNU General Public License as published --
|
||||
-- by the Free Software Foundation, either version 3 of the License, or --
|
||||
-- (at your option) any later version. --
|
||||
-- --
|
||||
-- This source file is distributed in the hope that it will be useful, --
|
||||
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
|
||||
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the --
|
||||
-- GNU General Public License for more details. --
|
||||
-- --
|
||||
-- You should have received a copy of the GNU General Public License --
|
||||
-- along with this program. If not, see <http://www.gnu.org/licenses/>. --
|
||||
-- --
|
||||
------------------------------------------------------------------------------
|
||||
------------------------------------------------------------------------------
|
||||
library IEEE;
|
||||
use IEEE.std_logic_1164.all;
|
||||
|
||||
package TG68K_Pack is
|
||||
|
||||
type micro_states is (idle, nop, ld_nn, st_nn, ld_dAn1, ld_AnXn1, ld_AnXn2, st_dAn1, ld_AnXnbd1, ld_AnXnbd2, ld_AnXnbd3,
|
||||
ld_229_1, ld_229_2, ld_229_3, ld_229_4, st_229_1, st_229_2, st_229_3, st_229_4,
|
||||
st_AnXn1, st_AnXn2, bra1, bsr1, bsr2, nopnop, dbcc1, movem1, movem2, movem3,
|
||||
andi, op_AxAy, cmpm, link1, link2, unlink1, unlink2, int1, int2, int3, int4, rte1,
|
||||
rte2, rte3, rte4, rte5, trap00, trap0, trap1, trap2, trap3,
|
||||
trap4, trap5, trap6, movec1, movep1, movep2, movep3, movep4, movep5, rota1, bf1,
|
||||
mul1, mul2, mul_end1, mul_end2, div1, div2, div3, div4, div_end1, div_end2, pack1, pack2, pack3);
|
||||
|
||||
constant opcMOVE : integer := 0; --
|
||||
constant opcMOVEQ : integer := 1; --
|
||||
constant opcMOVESR : integer := 2; --
|
||||
constant opcMOVECCR : integer := 3; --
|
||||
constant opcADD : integer := 4; --
|
||||
constant opcADDQ : integer := 5; --
|
||||
constant opcOR : integer := 6; --
|
||||
constant opcAND : integer := 7; --
|
||||
constant opcEOR : integer := 8; --
|
||||
constant opcCMP : integer := 9; --
|
||||
constant opcROT : integer := 10; --
|
||||
constant opcCPMAW : integer := 11;
|
||||
constant opcEXT : integer := 12; --
|
||||
constant opcABCD : integer := 13; --
|
||||
constant opcSBCD : integer := 14; --
|
||||
constant opcBITS : integer := 15; --
|
||||
constant opcSWAP : integer := 16; --
|
||||
constant opcScc : integer := 17; --
|
||||
constant andiSR : integer := 18; --
|
||||
constant eoriSR : integer := 19; --
|
||||
constant oriSR : integer := 20; --
|
||||
constant opcMULU : integer := 21; --
|
||||
constant opcDIVU : integer := 22; --
|
||||
constant dispouter : integer := 23; --
|
||||
constant rot_nop : integer := 24; --
|
||||
constant ld_rot_cnt : integer := 25; --
|
||||
constant writePC_add : integer := 26; --
|
||||
constant ea_data_OP1 : integer := 27; --
|
||||
constant ea_data_OP2 : integer := 28; --
|
||||
constant use_XZFlag : integer := 29; --
|
||||
constant get_bfoffset : integer := 30; --
|
||||
constant save_memaddr : integer := 31; --
|
||||
constant opcCHK : integer := 32; --
|
||||
constant movec_rd : integer := 33; --
|
||||
constant movec_wr : integer := 34; --
|
||||
constant Regwrena : integer := 35; --
|
||||
constant update_FC : integer := 36; --
|
||||
constant linksp : integer := 37; --
|
||||
constant movepl : integer := 38; --
|
||||
constant update_ld : integer := 39; --
|
||||
constant OP1addr : integer := 40; --
|
||||
constant write_reg : integer := 41; --
|
||||
constant changeMode : integer := 42; --
|
||||
constant ea_build : integer := 43; --
|
||||
constant trap_chk : integer := 44; --
|
||||
constant store_ea_data : integer := 45; --
|
||||
constant addrlong : integer := 46; --
|
||||
constant postadd : integer := 47; --
|
||||
constant presub : integer := 48; --
|
||||
constant subidx : integer := 49; --
|
||||
constant no_Flags : integer := 50; --
|
||||
constant use_SP : integer := 51; --
|
||||
constant to_CCR : integer := 52; --
|
||||
constant to_SR : integer := 53; --
|
||||
constant OP2out_one : integer := 54; --
|
||||
constant OP1out_zero : integer := 55; --
|
||||
constant mem_addsub : integer := 56; --
|
||||
constant addsub : integer := 57; --
|
||||
constant directPC : integer := 58; --
|
||||
constant direct_delta : integer := 59; --
|
||||
constant directSR : integer := 60; --
|
||||
constant directCCR : integer := 61; --
|
||||
constant exg : integer := 62; --
|
||||
constant get_ea_now : integer := 63; --
|
||||
constant ea_to_pc : integer := 64; --
|
||||
constant hold_dwr : integer := 65; --
|
||||
constant to_USP : integer := 66; --
|
||||
constant from_USP : integer := 67; --
|
||||
constant write_lowlong : integer := 68; --
|
||||
constant write_reminder : integer := 69; --
|
||||
constant movem_action : integer := 70; --
|
||||
constant briefext : integer := 71; --
|
||||
constant get_2ndOPC : integer := 72; --
|
||||
constant mem_byte : integer := 73; --
|
||||
constant longaktion : integer := 74; --
|
||||
constant opcRESET : integer := 75; --
|
||||
constant opcBF : integer := 76; --
|
||||
constant opcBFwb : integer := 77; --
|
||||
constant opcPACK : integer := 78; --
|
||||
|
||||
constant lastOpcBit : integer := 78;
|
||||
|
||||
type rTG68K_opc is record
|
||||
opcMOVE : bit;
|
||||
opcMOVEQ : bit;
|
||||
opcMOVESR : bit;
|
||||
opcMOVECCR : bit;
|
||||
opcADD : bit;
|
||||
opcADDQ : bit;
|
||||
opcOR : bit;
|
||||
opcAND : bit;
|
||||
opcEOR : bit;
|
||||
opcCMP : bit;
|
||||
opcROT : bit;
|
||||
opcCPMAW : bit;
|
||||
opcEXT : bit;
|
||||
opcABCD : bit;
|
||||
opcSBCD : bit;
|
||||
opcBITS : bit;
|
||||
opcSWAP : bit;
|
||||
opcScc : bit;
|
||||
andiSR : bit;
|
||||
eoriSR : bit;
|
||||
oriSR : bit;
|
||||
opcMULU : bit;
|
||||
opcDIVU : bit;
|
||||
dispouter : bit;
|
||||
rot_nop : bit;
|
||||
ld_rot_cnt : bit;
|
||||
writePC_add : bit;
|
||||
ea_data_OP1 : bit;
|
||||
ea_data_OP2 : bit;
|
||||
use_XZFlag : bit;
|
||||
get_bfoffset : bit;
|
||||
save_memaddr : bit;
|
||||
opcCHK : bit;
|
||||
movec_rd : bit;
|
||||
movec_wr : bit;
|
||||
Regwrena : bit;
|
||||
update_FC : bit;
|
||||
linksp : bit;
|
||||
movepl : bit;
|
||||
update_ld : bit;
|
||||
OP1addr : bit;
|
||||
write_reg : bit;
|
||||
changeMode : bit;
|
||||
ea_build : bit;
|
||||
trap_chk : bit;
|
||||
store_ea_data : bit;
|
||||
addrlong : bit;
|
||||
postadd : bit;
|
||||
presub : bit;
|
||||
subidx : bit;
|
||||
no_Flags : bit;
|
||||
use_SP : bit;
|
||||
to_CCR : bit;
|
||||
to_SR : bit;
|
||||
OP2out_one : bit;
|
||||
OP1out_zero : bit;
|
||||
mem_addsub : bit;
|
||||
addsub : bit;
|
||||
directPC : bit;
|
||||
direct_delta : bit;
|
||||
directSR : bit;
|
||||
directCCR : bit;
|
||||
exg : bit;
|
||||
get_ea_now : bit;
|
||||
ea_to_pc : bit;
|
||||
hold_dwr : bit;
|
||||
to_USP : bit;
|
||||
from_USP : bit;
|
||||
write_lowlong : bit;
|
||||
write_reminder : bit;
|
||||
movem_action : bit;
|
||||
briefext : bit;
|
||||
get_2ndOPC : bit;
|
||||
mem_byte : bit;
|
||||
longaktion : bit;
|
||||
opcRESET : bit;
|
||||
opcBF : bit;
|
||||
opcBFwb : bit;
|
||||
opcPACK : bit;
|
||||
end record;
|
||||
|
||||
component TG68K_ALU
|
||||
generic(
|
||||
MUL_Mode : integer := 0; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no MUL,
|
||||
DIV_Mode : integer := 0; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no DIV,
|
||||
BarrelShifter : integer := 0 --0=>no, 1=>yes, 2=>switchable with CPU(1)
|
||||
);
|
||||
port(
|
||||
clk : in std_logic;
|
||||
Reset : in std_logic;
|
||||
cpu : in std_logic_vector(1 downto 0);
|
||||
clkena_lw : in std_logic:='1';
|
||||
execOPC : in bit;
|
||||
exe_condition : in std_logic;
|
||||
exec_tas : in std_logic;
|
||||
long_start : in bit;
|
||||
non_aligned : in std_logic;
|
||||
movem_presub : in bit;
|
||||
set_stop : in bit;
|
||||
Z_error : in bit;
|
||||
rot_bits : in std_logic_vector(1 downto 0);
|
||||
rot_cnt : in std_logic_vector(5 downto 0);
|
||||
exec : in bit_vector(lastOpcBit downto 0);
|
||||
OP1out : in std_logic_vector(31 downto 0);
|
||||
OP2out : in std_logic_vector(31 downto 0);
|
||||
reg_QA : in std_logic_vector(31 downto 0);
|
||||
reg_QB : in std_logic_vector(31 downto 0);
|
||||
opcode : in std_logic_vector(15 downto 0);
|
||||
datatype : in std_logic_vector(1 downto 0);
|
||||
exe_opcode : in std_logic_vector(15 downto 0);
|
||||
exe_datatype : in std_logic_vector(1 downto 0);
|
||||
sndOPC : in std_logic_vector(15 downto 0);
|
||||
last_data_read : in std_logic_vector(15 downto 0);
|
||||
data_read : in std_logic_vector(15 downto 0);
|
||||
FlagsSR : in std_logic_vector(7 downto 0);
|
||||
micro_state : in micro_states;
|
||||
bf_ext_in : in std_logic_vector(7 downto 0);
|
||||
bf_ext_out : out std_logic_vector(7 downto 0);
|
||||
bf_width : in std_logic_vector(4 downto 0);
|
||||
bf_loffset : in std_logic_vector(4 downto 0);
|
||||
bf_offset : in std_logic_vector(31 downto 0);
|
||||
set_V_Flag_out : out bit;
|
||||
Flags_out : out std_logic_vector(7 downto 0);
|
||||
c_out_out : out std_logic_vector(2 downto 0);
|
||||
addsub_q_out : out std_logic_vector(31 downto 0);
|
||||
ALUout : out std_logic_vector(31 downto 0)
|
||||
);
|
||||
end component;
|
||||
|
||||
end;
|
||||
------------------------------------------------------------------------------
|
||||
------------------------------------------------------------------------------
|
||||
-- --
|
||||
-- Copyright (c) 2009-2013 Tobias Gubener --
|
||||
-- Subdesign fAMpIGA by TobiFlex --
|
||||
-- --
|
||||
-- This source file is free software: you can redistribute it and/or modify --
|
||||
-- it under the terms of the GNU General Public License as published --
|
||||
-- by the Free Software Foundation, either version 3 of the License, or --
|
||||
-- (at your option) any later version. --
|
||||
-- --
|
||||
-- This source file is distributed in the hope that it will be useful, --
|
||||
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
|
||||
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the --
|
||||
-- GNU General Public License for more details. --
|
||||
-- --
|
||||
-- You should have received a copy of the GNU General Public License --
|
||||
-- along with this program. If not, see <http://www.gnu.org/licenses/>. --
|
||||
-- --
|
||||
------------------------------------------------------------------------------
|
||||
------------------------------------------------------------------------------
|
||||
library IEEE;
|
||||
use IEEE.std_logic_1164.all;
|
||||
|
||||
package TG68K_Pack is
|
||||
|
||||
type micro_states is (idle, nop, ld_nn, st_nn, ld_dAn1, ld_AnXn1, ld_AnXn2, st_dAn1, ld_AnXnbd1, ld_AnXnbd2, ld_AnXnbd3,
|
||||
ld_229_1, ld_229_2, ld_229_3, ld_229_4, st_229_1, st_229_2, st_229_3, st_229_4,
|
||||
st_AnXn1, st_AnXn2, bra1, bsr1, bsr2, nopnop, dbcc1, movem1, movem2, movem3,
|
||||
andi, op_AxAy, cmpm, link1, link2, unlink1, unlink2, int1, int2, int3, int4, rtr1, rte1,
|
||||
rte2, rte3, rte4, rte5, rtd1, rtd2, trap00, trap0, trap1, trap2, trap3,
|
||||
trap4, trap5, trap6, movec1, movep1, movep2, movep3, movep4, movep5, rota1, bf1,
|
||||
mul1, mul2, mul_end1, mul_end2, div1, div2, div3, div4, div_end1, div_end2, pack1, pack2, pack3);
|
||||
|
||||
constant opcMOVE : integer := 0; --
|
||||
constant opcMOVEQ : integer := 1; --
|
||||
constant opcMOVESR : integer := 2; --
|
||||
constant opcMOVECCR : integer := 3; --
|
||||
constant opcADD : integer := 4; --
|
||||
constant opcADDQ : integer := 5; --
|
||||
constant opcOR : integer := 6; --
|
||||
constant opcAND : integer := 7; --
|
||||
constant opcEOR : integer := 8; --
|
||||
constant opcCMP : integer := 9; --
|
||||
constant opcROT : integer := 10; --
|
||||
constant opcCPMAW : integer := 11;
|
||||
constant opcEXT : integer := 12; --
|
||||
constant opcABCD : integer := 13; --
|
||||
constant opcSBCD : integer := 14; --
|
||||
constant opcBITS : integer := 15; --
|
||||
constant opcSWAP : integer := 16; --
|
||||
constant opcScc : integer := 17; --
|
||||
constant andiSR : integer := 18; --
|
||||
constant eoriSR : integer := 19; --
|
||||
constant oriSR : integer := 20; --
|
||||
constant opcMULU : integer := 21; --
|
||||
constant opcDIVU : integer := 22; --
|
||||
constant dispouter : integer := 23; --
|
||||
constant rot_nop : integer := 24; --
|
||||
constant ld_rot_cnt : integer := 25; --
|
||||
constant writePC_add : integer := 26; --
|
||||
constant ea_data_OP1 : integer := 27; --
|
||||
constant ea_data_OP2 : integer := 28; --
|
||||
constant use_XZFlag : integer := 29; --
|
||||
constant get_bfoffset : integer := 30; --
|
||||
constant save_memaddr : integer := 31; --
|
||||
constant opcCHK : integer := 32; --
|
||||
constant movec_rd : integer := 33; --
|
||||
constant movec_wr : integer := 34; --
|
||||
constant Regwrena : integer := 35; --
|
||||
constant update_FC : integer := 36; --
|
||||
constant linksp : integer := 37; --
|
||||
constant movepl : integer := 38; --
|
||||
constant update_ld : integer := 39; --
|
||||
constant OP1addr : integer := 40; --
|
||||
constant write_reg : integer := 41; --
|
||||
constant changeMode : integer := 42; --
|
||||
constant ea_build : integer := 43; --
|
||||
constant trap_chk : integer := 44; --
|
||||
constant store_ea_data : integer := 45; --
|
||||
constant addrlong : integer := 46; --
|
||||
constant postadd : integer := 47; --
|
||||
constant presub : integer := 48; --
|
||||
constant subidx : integer := 49; --
|
||||
constant no_Flags : integer := 50; --
|
||||
constant use_SP : integer := 51; --
|
||||
constant to_CCR : integer := 52; --
|
||||
constant to_SR : integer := 53; --
|
||||
constant OP2out_one : integer := 54; --
|
||||
constant OP1out_zero : integer := 55; --
|
||||
constant mem_addsub : integer := 56; --
|
||||
constant addsub : integer := 57; --
|
||||
constant directPC : integer := 58; --
|
||||
constant direct_delta : integer := 59; --
|
||||
constant directSR : integer := 60; --
|
||||
constant directCCR : integer := 61; --
|
||||
constant exg : integer := 62; --
|
||||
constant get_ea_now : integer := 63; --
|
||||
constant ea_to_pc : integer := 64; --
|
||||
constant hold_dwr : integer := 65; --
|
||||
constant to_USP : integer := 66; --
|
||||
constant from_USP : integer := 67; --
|
||||
constant write_lowlong : integer := 68; --
|
||||
constant write_reminder : integer := 69; --
|
||||
constant movem_action : integer := 70; --
|
||||
constant briefext : integer := 71; --
|
||||
constant get_2ndOPC : integer := 72; --
|
||||
constant mem_byte : integer := 73; --
|
||||
constant longaktion : integer := 74; --
|
||||
constant opcRESET : integer := 75; --
|
||||
constant opcBF : integer := 76; --
|
||||
constant opcBFwb : integer := 77; --
|
||||
constant opcPACK : integer := 78; --
|
||||
constant opcTRAPV : integer := 79; --
|
||||
|
||||
constant lastOpcBit : integer := 79;
|
||||
|
||||
type rTG68K_opc is record
|
||||
opcMOVE : bit;
|
||||
opcMOVEQ : bit;
|
||||
opcMOVESR : bit;
|
||||
opcMOVECCR : bit;
|
||||
opcADD : bit;
|
||||
opcADDQ : bit;
|
||||
opcOR : bit;
|
||||
opcAND : bit;
|
||||
opcEOR : bit;
|
||||
opcCMP : bit;
|
||||
opcROT : bit;
|
||||
opcCPMAW : bit;
|
||||
opcEXT : bit;
|
||||
opcABCD : bit;
|
||||
opcSBCD : bit;
|
||||
opcBITS : bit;
|
||||
opcSWAP : bit;
|
||||
opcScc : bit;
|
||||
andiSR : bit;
|
||||
eoriSR : bit;
|
||||
oriSR : bit;
|
||||
opcMULU : bit;
|
||||
opcDIVU : bit;
|
||||
dispouter : bit;
|
||||
rot_nop : bit;
|
||||
ld_rot_cnt : bit;
|
||||
writePC_add : bit;
|
||||
ea_data_OP1 : bit;
|
||||
ea_data_OP2 : bit;
|
||||
use_XZFlag : bit;
|
||||
get_bfoffset : bit;
|
||||
save_memaddr : bit;
|
||||
opcCHK : bit;
|
||||
movec_rd : bit;
|
||||
movec_wr : bit;
|
||||
Regwrena : bit;
|
||||
update_FC : bit;
|
||||
linksp : bit;
|
||||
movepl : bit;
|
||||
update_ld : bit;
|
||||
OP1addr : bit;
|
||||
write_reg : bit;
|
||||
changeMode : bit;
|
||||
ea_build : bit;
|
||||
trap_chk : bit;
|
||||
store_ea_data : bit;
|
||||
addrlong : bit;
|
||||
postadd : bit;
|
||||
presub : bit;
|
||||
subidx : bit;
|
||||
no_Flags : bit;
|
||||
use_SP : bit;
|
||||
to_CCR : bit;
|
||||
to_SR : bit;
|
||||
OP2out_one : bit;
|
||||
OP1out_zero : bit;
|
||||
mem_addsub : bit;
|
||||
addsub : bit;
|
||||
directPC : bit;
|
||||
direct_delta : bit;
|
||||
directSR : bit;
|
||||
directCCR : bit;
|
||||
exg : bit;
|
||||
get_ea_now : bit;
|
||||
ea_to_pc : bit;
|
||||
hold_dwr : bit;
|
||||
to_USP : bit;
|
||||
from_USP : bit;
|
||||
write_lowlong : bit;
|
||||
write_reminder : bit;
|
||||
movem_action : bit;
|
||||
briefext : bit;
|
||||
get_2ndOPC : bit;
|
||||
mem_byte : bit;
|
||||
longaktion : bit;
|
||||
opcRESET : bit;
|
||||
opcBF : bit;
|
||||
opcBFwb : bit;
|
||||
opcPACK : bit;
|
||||
opcTRAPV : bit;
|
||||
end record;
|
||||
|
||||
component TG68K_ALU
|
||||
generic(
|
||||
MUL_Mode : integer := 0; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no MUL,
|
||||
DIV_Mode : integer := 0 --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no DIV,
|
||||
);
|
||||
port(
|
||||
clk : in std_logic;
|
||||
Reset : in std_logic;
|
||||
clkena_lw : in std_logic:='1';
|
||||
execOPC : in bit;
|
||||
exe_condition : in std_logic;
|
||||
exec_tas : in std_logic;
|
||||
long_start : in bit;
|
||||
non_aligned : in std_logic;
|
||||
movem_presub : in bit;
|
||||
set_stop : in bit;
|
||||
Z_error : in bit;
|
||||
rot_bits : in std_logic_vector(1 downto 0);
|
||||
exec : in bit_vector(lastOpcBit downto 0);
|
||||
OP1out : in std_logic_vector(31 downto 0);
|
||||
OP2out : in std_logic_vector(31 downto 0);
|
||||
reg_QA : in std_logic_vector(31 downto 0);
|
||||
reg_QB : in std_logic_vector(31 downto 0);
|
||||
opcode : in std_logic_vector(15 downto 0);
|
||||
datatype : in std_logic_vector(1 downto 0);
|
||||
exe_opcode : in std_logic_vector(15 downto 0);
|
||||
exe_datatype : in std_logic_vector(1 downto 0);
|
||||
sndOPC : in std_logic_vector(15 downto 0);
|
||||
last_data_read : in std_logic_vector(15 downto 0);
|
||||
data_read : in std_logic_vector(15 downto 0);
|
||||
FlagsSR : in std_logic_vector(7 downto 0);
|
||||
micro_state : in micro_states;
|
||||
bf_ext_in : in std_logic_vector(7 downto 0);
|
||||
bf_ext_out : out std_logic_vector(7 downto 0);
|
||||
bf_width : in std_logic_vector(4 downto 0);
|
||||
bf_loffset : in std_logic_vector(4 downto 0);
|
||||
bf_offset : in std_logic_vector(31 downto 0);
|
||||
set_V_Flag_out : out bit;
|
||||
Flags_out : out std_logic_vector(7 downto 0);
|
||||
c_out_out : out std_logic_vector(2 downto 0);
|
||||
addsub_q_out : out std_logic_vector(31 downto 0);
|
||||
ALUout : out std_logic_vector(31 downto 0)
|
||||
);
|
||||
end component;
|
||||
|
||||
end;
|
||||
|
||||
File diff suppressed because it is too large
Load Diff
23
tests/tg68k/tests/mulu.s
Normal file
23
tests/tg68k/tests/mulu.s
Normal file
@@ -0,0 +1,23 @@
|
||||
;; 68020 mulu.l
|
||||
;; http://atari-forum.com/viewtopic.php?f=117&t=32761&start=925#p383381
|
||||
|
||||
; move.l #$a26b,d0
|
||||
; move.l #$7667,d1
|
||||
; mulu.w d1,d0 ; 4B1EAB0D
|
||||
; move.l d0,testword1 ; to see value being written
|
||||
|
||||
move.l #$a26bd7e0,d0
|
||||
move.l #$7667c08f,d1
|
||||
; mulu.l d0,d1
|
||||
mulu.l d0,d1:d2
|
||||
move.l d1,testword1 ; to see value being written
|
||||
move.l d2,testword1 ; to see value being written
|
||||
cmp.l #$b7459620,d1 ; 4B1F8910 B7459620
|
||||
bne fail
|
||||
|
||||
move.l #$a26bd7e0,d0
|
||||
move.l #$7667c08f,d1
|
||||
mulu.l d1,d0
|
||||
move.l d0,testword1 ; to see value being written
|
||||
cmp.l #$b7459620,d0 ; 4B1F8910 B7459620
|
||||
bne fail
|
||||
@@ -11,12 +11,14 @@ testword4 equ $10104
|
||||
org $100
|
||||
start:
|
||||
; include "tests/cmpi_d16_pc.s"
|
||||
include "tests/bfxxx.s"
|
||||
; include "tests/longword.s"
|
||||
include "tests/mulu.s"
|
||||
; include "tests/bfxxx.s"
|
||||
; include "tests/bcd.s"
|
||||
; include "tests/pack.s"
|
||||
; include "tests/trace.s"
|
||||
; include "tests/magic.s"
|
||||
|
||||
|
||||
;; if all tests pass the code will arrive here
|
||||
move.b #0,$beefed ; exit with result 0
|
||||
loop: bra loop
|
||||
|
||||
@@ -1,24 +1,24 @@
|
||||
[*]
|
||||
[*] GTKWave Analyzer v3.3.58 (w)1999-2014 BSI
|
||||
[*] Mon Sep 21 14:01:15 2015
|
||||
[*] GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
|
||||
[*] Mon Oct 28 12:13:49 2019
|
||||
[*]
|
||||
[dumpfile] "/home/tharbaum/tmp/mist/hdl/tests/tg68k_run/tg68k_run.ghw"
|
||||
[dumpfile_mtime] "Mon Sep 21 13:51:56 2015"
|
||||
[dumpfile_size] 375936
|
||||
[savefile] "/home/tharbaum/tmp/mist/hdl/tests/tg68k_run/tg68k_run.sav"
|
||||
[timestart] 16632300000
|
||||
[size] 1186 682
|
||||
[pos] 71 187
|
||||
*-27.000000 16860000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
|
||||
[dumpfile] "/home/tharbaum/tmp/github/mist/hdl/tests/tg68k/tg68k_run.ghw"
|
||||
[dumpfile_mtime] "Mon Oct 28 12:12:48 2019"
|
||||
[dumpfile_size] 83278
|
||||
[savefile] "/home/tharbaum/tmp/github/mist/hdl/tests/tg68k/tg68k_run.sav"
|
||||
[timestart] 7420000000
|
||||
[size] 1618 979
|
||||
[pos] 262 107
|
||||
*-28.000000 7890000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
|
||||
[treeopen] top.
|
||||
[treeopen] top.tg68k_run.
|
||||
[treeopen] top.tg68k_run.tg68k.
|
||||
[treeopen] top.tg68k_run.tg68k.alu.
|
||||
[treeopen] top.tg68k_run.tg68k.regfile.
|
||||
[sst_width] 202
|
||||
[signals_width] 190
|
||||
[sst_width] 312
|
||||
[signals_width] 191
|
||||
[sst_expanded] 1
|
||||
[sst_vpaned_height] 214
|
||||
[sst_vpaned_height] 337
|
||||
@28
|
||||
top.tg68k_run.clk
|
||||
top.tg68k_run.reset_n
|
||||
@@ -34,35 +34,77 @@ top.tg68k_run.reset_n
|
||||
#{top.tg68k_run.tg68k.tg68_pc[31:0]} top.tg68k_run.tg68k.tg68_pc[31] top.tg68k_run.tg68k.tg68_pc[30] top.tg68k_run.tg68k.tg68_pc[29] top.tg68k_run.tg68k.tg68_pc[28] top.tg68k_run.tg68k.tg68_pc[27] top.tg68k_run.tg68k.tg68_pc[26] top.tg68k_run.tg68k.tg68_pc[25] top.tg68k_run.tg68k.tg68_pc[24] top.tg68k_run.tg68k.tg68_pc[23] top.tg68k_run.tg68k.tg68_pc[22] top.tg68k_run.tg68k.tg68_pc[21] top.tg68k_run.tg68k.tg68_pc[20] top.tg68k_run.tg68k.tg68_pc[19] top.tg68k_run.tg68k.tg68_pc[18] top.tg68k_run.tg68k.tg68_pc[17] top.tg68k_run.tg68k.tg68_pc[16] top.tg68k_run.tg68k.tg68_pc[15] top.tg68k_run.tg68k.tg68_pc[14] top.tg68k_run.tg68k.tg68_pc[13] top.tg68k_run.tg68k.tg68_pc[12] top.tg68k_run.tg68k.tg68_pc[11] top.tg68k_run.tg68k.tg68_pc[10] top.tg68k_run.tg68k.tg68_pc[9] top.tg68k_run.tg68k.tg68_pc[8] top.tg68k_run.tg68k.tg68_pc[7] top.tg68k_run.tg68k.tg68_pc[6] top.tg68k_run.tg68k.tg68_pc[5] top.tg68k_run.tg68k.tg68_pc[4] top.tg68k_run.tg68k.tg68_pc[3] top.tg68k_run.tg68k.tg68_pc[2] top.tg68k_run.tg68k.tg68_pc[1] top.tg68k_run.tg68k.tg68_pc[0]
|
||||
@28
|
||||
top.tg68k_run.tg68k.next_micro_state
|
||||
top.tg68k_run.tg68k.micro_state
|
||||
top.tg68k_run.tg68k.setdisp
|
||||
@c00022
|
||||
#{top.tg68k_run.tg68k.flags[7:0]} top.tg68k_run.tg68k.flags[7] top.tg68k_run.tg68k.flags[6] top.tg68k_run.tg68k.flags[5] top.tg68k_run.tg68k.flags[4] top.tg68k_run.tg68k.flags[3] top.tg68k_run.tg68k.flags[2] top.tg68k_run.tg68k.flags[1] top.tg68k_run.tg68k.flags[0]
|
||||
@22
|
||||
#{top.tg68k_run.tg68k.tg68_pc[31:0]} top.tg68k_run.tg68k.tg68_pc[31] top.tg68k_run.tg68k.tg68_pc[30] top.tg68k_run.tg68k.tg68_pc[29] top.tg68k_run.tg68k.tg68_pc[28] top.tg68k_run.tg68k.tg68_pc[27] top.tg68k_run.tg68k.tg68_pc[26] top.tg68k_run.tg68k.tg68_pc[25] top.tg68k_run.tg68k.tg68_pc[24] top.tg68k_run.tg68k.tg68_pc[23] top.tg68k_run.tg68k.tg68_pc[22] top.tg68k_run.tg68k.tg68_pc[21] top.tg68k_run.tg68k.tg68_pc[20] top.tg68k_run.tg68k.tg68_pc[19] top.tg68k_run.tg68k.tg68_pc[18] top.tg68k_run.tg68k.tg68_pc[17] top.tg68k_run.tg68k.tg68_pc[16] top.tg68k_run.tg68k.tg68_pc[15] top.tg68k_run.tg68k.tg68_pc[14] top.tg68k_run.tg68k.tg68_pc[13] top.tg68k_run.tg68k.tg68_pc[12] top.tg68k_run.tg68k.tg68_pc[11] top.tg68k_run.tg68k.tg68_pc[10] top.tg68k_run.tg68k.tg68_pc[9] top.tg68k_run.tg68k.tg68_pc[8] top.tg68k_run.tg68k.tg68_pc[7] top.tg68k_run.tg68k.tg68_pc[6] top.tg68k_run.tg68k.tg68_pc[5] top.tg68k_run.tg68k.tg68_pc[4] top.tg68k_run.tg68k.tg68_pc[3] top.tg68k_run.tg68k.tg68_pc[2] top.tg68k_run.tg68k.tg68_pc[1] top.tg68k_run.tg68k.tg68_pc[0]
|
||||
[color] 2
|
||||
#{top.tg68k_run.tg68k.alu.datareg[31:0]} top.tg68k_run.tg68k.alu.datareg[31] top.tg68k_run.tg68k.alu.datareg[30] top.tg68k_run.tg68k.alu.datareg[29] top.tg68k_run.tg68k.alu.datareg[28] top.tg68k_run.tg68k.alu.datareg[27] top.tg68k_run.tg68k.alu.datareg[26] top.tg68k_run.tg68k.alu.datareg[25] top.tg68k_run.tg68k.alu.datareg[24] top.tg68k_run.tg68k.alu.datareg[23] top.tg68k_run.tg68k.alu.datareg[22] top.tg68k_run.tg68k.alu.datareg[21] top.tg68k_run.tg68k.alu.datareg[20] top.tg68k_run.tg68k.alu.datareg[19] top.tg68k_run.tg68k.alu.datareg[18] top.tg68k_run.tg68k.alu.datareg[17] top.tg68k_run.tg68k.alu.datareg[16] top.tg68k_run.tg68k.alu.datareg[15] top.tg68k_run.tg68k.alu.datareg[14] top.tg68k_run.tg68k.alu.datareg[13] top.tg68k_run.tg68k.alu.datareg[12] top.tg68k_run.tg68k.alu.datareg[11] top.tg68k_run.tg68k.alu.datareg[10] top.tg68k_run.tg68k.alu.datareg[9] top.tg68k_run.tg68k.alu.datareg[8] top.tg68k_run.tg68k.alu.datareg[7] top.tg68k_run.tg68k.alu.datareg[6] top.tg68k_run.tg68k.alu.datareg[5] top.tg68k_run.tg68k.alu.datareg[4] top.tg68k_run.tg68k.alu.datareg[3] top.tg68k_run.tg68k.alu.datareg[2] top.tg68k_run.tg68k.alu.datareg[1] top.tg68k_run.tg68k.alu.datareg[0]
|
||||
@24
|
||||
#{top.tg68k_run.tg68k.set_rot_cnt[5:0]} top.tg68k_run.tg68k.set_rot_cnt[5] top.tg68k_run.tg68k.set_rot_cnt[4] top.tg68k_run.tg68k.set_rot_cnt[3] top.tg68k_run.tg68k.set_rot_cnt[2] top.tg68k_run.tg68k.set_rot_cnt[1] top.tg68k_run.tg68k.set_rot_cnt[0]
|
||||
#{top.tg68k_run.tg68k.rot_cnt[5:0]} top.tg68k_run.tg68k.rot_cnt[5] top.tg68k_run.tg68k.rot_cnt[4] top.tg68k_run.tg68k.rot_cnt[3] top.tg68k_run.tg68k.rot_cnt[2] top.tg68k_run.tg68k.rot_cnt[1] top.tg68k_run.tg68k.rot_cnt[0]
|
||||
@28
|
||||
top.tg68k_run.tg68k.flags[7]
|
||||
top.tg68k_run.tg68k.flags[6]
|
||||
top.tg68k_run.tg68k.flags[5]
|
||||
top.tg68k_run.tg68k.flags[4]
|
||||
top.tg68k_run.tg68k.flags[3]
|
||||
top.tg68k_run.tg68k.flags[2]
|
||||
top.tg68k_run.tg68k.flags[1]
|
||||
top.tg68k_run.tg68k.flags[0]
|
||||
#{top.tg68k_run.tg68k.rot_bits[1:0]} top.tg68k_run.tg68k.rot_bits[1] top.tg68k_run.tg68k.rot_bits[0]
|
||||
@22
|
||||
[color] 5
|
||||
#{top.tg68k_run.tg68k.alu.op1out[31:0]} top.tg68k_run.tg68k.alu.op1out[31] top.tg68k_run.tg68k.alu.op1out[30] top.tg68k_run.tg68k.alu.op1out[29] top.tg68k_run.tg68k.alu.op1out[28] top.tg68k_run.tg68k.alu.op1out[27] top.tg68k_run.tg68k.alu.op1out[26] top.tg68k_run.tg68k.alu.op1out[25] top.tg68k_run.tg68k.alu.op1out[24] top.tg68k_run.tg68k.alu.op1out[23] top.tg68k_run.tg68k.alu.op1out[22] top.tg68k_run.tg68k.alu.op1out[21] top.tg68k_run.tg68k.alu.op1out[20] top.tg68k_run.tg68k.alu.op1out[19] top.tg68k_run.tg68k.alu.op1out[18] top.tg68k_run.tg68k.alu.op1out[17] top.tg68k_run.tg68k.alu.op1out[16] top.tg68k_run.tg68k.alu.op1out[15] top.tg68k_run.tg68k.alu.op1out[14] top.tg68k_run.tg68k.alu.op1out[13] top.tg68k_run.tg68k.alu.op1out[12] top.tg68k_run.tg68k.alu.op1out[11] top.tg68k_run.tg68k.alu.op1out[10] top.tg68k_run.tg68k.alu.op1out[9] top.tg68k_run.tg68k.alu.op1out[8] top.tg68k_run.tg68k.alu.op1out[7] top.tg68k_run.tg68k.alu.op1out[6] top.tg68k_run.tg68k.alu.op1out[5] top.tg68k_run.tg68k.alu.op1out[4] top.tg68k_run.tg68k.alu.op1out[3] top.tg68k_run.tg68k.alu.op1out[2] top.tg68k_run.tg68k.alu.op1out[1] top.tg68k_run.tg68k.alu.op1out[0]
|
||||
#{top.tg68k_run.tg68k.alu.op1in[31:0]} top.tg68k_run.tg68k.alu.op1in[31] top.tg68k_run.tg68k.alu.op1in[30] top.tg68k_run.tg68k.alu.op1in[29] top.tg68k_run.tg68k.alu.op1in[28] top.tg68k_run.tg68k.alu.op1in[27] top.tg68k_run.tg68k.alu.op1in[26] top.tg68k_run.tg68k.alu.op1in[25] top.tg68k_run.tg68k.alu.op1in[24] top.tg68k_run.tg68k.alu.op1in[23] top.tg68k_run.tg68k.alu.op1in[22] top.tg68k_run.tg68k.alu.op1in[21] top.tg68k_run.tg68k.alu.op1in[20] top.tg68k_run.tg68k.alu.op1in[19] top.tg68k_run.tg68k.alu.op1in[18] top.tg68k_run.tg68k.alu.op1in[17] top.tg68k_run.tg68k.alu.op1in[16] top.tg68k_run.tg68k.alu.op1in[15] top.tg68k_run.tg68k.alu.op1in[14] top.tg68k_run.tg68k.alu.op1in[13] top.tg68k_run.tg68k.alu.op1in[12] top.tg68k_run.tg68k.alu.op1in[11] top.tg68k_run.tg68k.alu.op1in[10] top.tg68k_run.tg68k.alu.op1in[9] top.tg68k_run.tg68k.alu.op1in[8] top.tg68k_run.tg68k.alu.op1in[7] top.tg68k_run.tg68k.alu.op1in[6] top.tg68k_run.tg68k.alu.op1in[5] top.tg68k_run.tg68k.alu.op1in[4] top.tg68k_run.tg68k.alu.op1in[3] top.tg68k_run.tg68k.alu.op1in[2] top.tg68k_run.tg68k.alu.op1in[1] top.tg68k_run.tg68k.alu.op1in[0]
|
||||
#{top.tg68k_run.tg68k.aluout[31:0]} top.tg68k_run.tg68k.aluout[31] top.tg68k_run.tg68k.aluout[30] top.tg68k_run.tg68k.aluout[29] top.tg68k_run.tg68k.aluout[28] top.tg68k_run.tg68k.aluout[27] top.tg68k_run.tg68k.aluout[26] top.tg68k_run.tg68k.aluout[25] top.tg68k_run.tg68k.aluout[24] top.tg68k_run.tg68k.aluout[23] top.tg68k_run.tg68k.aluout[22] top.tg68k_run.tg68k.aluout[21] top.tg68k_run.tg68k.aluout[20] top.tg68k_run.tg68k.aluout[19] top.tg68k_run.tg68k.aluout[18] top.tg68k_run.tg68k.aluout[17] top.tg68k_run.tg68k.aluout[16] top.tg68k_run.tg68k.aluout[15] top.tg68k_run.tg68k.aluout[14] top.tg68k_run.tg68k.aluout[13] top.tg68k_run.tg68k.aluout[12] top.tg68k_run.tg68k.aluout[11] top.tg68k_run.tg68k.aluout[10] top.tg68k_run.tg68k.aluout[9] top.tg68k_run.tg68k.aluout[8] top.tg68k_run.tg68k.aluout[7] top.tg68k_run.tg68k.aluout[6] top.tg68k_run.tg68k.aluout[5] top.tg68k_run.tg68k.aluout[4] top.tg68k_run.tg68k.aluout[3] top.tg68k_run.tg68k.aluout[2] top.tg68k_run.tg68k.aluout[1] top.tg68k_run.tg68k.aluout[0]
|
||||
#{top.tg68k_run.tg68k.alu.rot_out[31:0]} top.tg68k_run.tg68k.alu.rot_out[31] top.tg68k_run.tg68k.alu.rot_out[30] top.tg68k_run.tg68k.alu.rot_out[29] top.tg68k_run.tg68k.alu.rot_out[28] top.tg68k_run.tg68k.alu.rot_out[27] top.tg68k_run.tg68k.alu.rot_out[26] top.tg68k_run.tg68k.alu.rot_out[25] top.tg68k_run.tg68k.alu.rot_out[24] top.tg68k_run.tg68k.alu.rot_out[23] top.tg68k_run.tg68k.alu.rot_out[22] top.tg68k_run.tg68k.alu.rot_out[21] top.tg68k_run.tg68k.alu.rot_out[20] top.tg68k_run.tg68k.alu.rot_out[19] top.tg68k_run.tg68k.alu.rot_out[18] top.tg68k_run.tg68k.alu.rot_out[17] top.tg68k_run.tg68k.alu.rot_out[16] top.tg68k_run.tg68k.alu.rot_out[15] top.tg68k_run.tg68k.alu.rot_out[14] top.tg68k_run.tg68k.alu.rot_out[13] top.tg68k_run.tg68k.alu.rot_out[12] top.tg68k_run.tg68k.alu.rot_out[11] top.tg68k_run.tg68k.alu.rot_out[10] top.tg68k_run.tg68k.alu.rot_out[9] top.tg68k_run.tg68k.alu.rot_out[8] top.tg68k_run.tg68k.alu.rot_out[7] top.tg68k_run.tg68k.alu.rot_out[6] top.tg68k_run.tg68k.alu.rot_out[5] top.tg68k_run.tg68k.alu.rot_out[4] top.tg68k_run.tg68k.alu.rot_out[3] top.tg68k_run.tg68k.alu.rot_out[2] top.tg68k_run.tg68k.alu.rot_out[1] top.tg68k_run.tg68k.alu.rot_out[0]
|
||||
#{top.tg68k_run.tg68k.alu.op2out[31:0]} top.tg68k_run.tg68k.alu.op2out[31] top.tg68k_run.tg68k.alu.op2out[30] top.tg68k_run.tg68k.alu.op2out[29] top.tg68k_run.tg68k.alu.op2out[28] top.tg68k_run.tg68k.alu.op2out[27] top.tg68k_run.tg68k.alu.op2out[26] top.tg68k_run.tg68k.alu.op2out[25] top.tg68k_run.tg68k.alu.op2out[24] top.tg68k_run.tg68k.alu.op2out[23] top.tg68k_run.tg68k.alu.op2out[22] top.tg68k_run.tg68k.alu.op2out[21] top.tg68k_run.tg68k.alu.op2out[20] top.tg68k_run.tg68k.alu.op2out[19] top.tg68k_run.tg68k.alu.op2out[18] top.tg68k_run.tg68k.alu.op2out[17] top.tg68k_run.tg68k.alu.op2out[16] top.tg68k_run.tg68k.alu.op2out[15] top.tg68k_run.tg68k.alu.op2out[14] top.tg68k_run.tg68k.alu.op2out[13] top.tg68k_run.tg68k.alu.op2out[12] top.tg68k_run.tg68k.alu.op2out[11] top.tg68k_run.tg68k.alu.op2out[10] top.tg68k_run.tg68k.alu.op2out[9] top.tg68k_run.tg68k.alu.op2out[8] top.tg68k_run.tg68k.alu.op2out[7] top.tg68k_run.tg68k.alu.op2out[6] top.tg68k_run.tg68k.alu.op2out[5] top.tg68k_run.tg68k.alu.op2out[4] top.tg68k_run.tg68k.alu.op2out[3] top.tg68k_run.tg68k.alu.op2out[2] top.tg68k_run.tg68k.alu.op2out[1] top.tg68k_run.tg68k.alu.op2out[0]
|
||||
#{top.tg68k_run.tg68k.alu.sndopc[15:0]} top.tg68k_run.tg68k.alu.sndopc[15] top.tg68k_run.tg68k.alu.sndopc[14] top.tg68k_run.tg68k.alu.sndopc[13] top.tg68k_run.tg68k.alu.sndopc[12] top.tg68k_run.tg68k.alu.sndopc[11] top.tg68k_run.tg68k.alu.sndopc[10] top.tg68k_run.tg68k.alu.sndopc[9] top.tg68k_run.tg68k.alu.sndopc[8] top.tg68k_run.tg68k.alu.sndopc[7] top.tg68k_run.tg68k.alu.sndopc[6] top.tg68k_run.tg68k.alu.sndopc[5] top.tg68k_run.tg68k.alu.sndopc[4] top.tg68k_run.tg68k.alu.sndopc[3] top.tg68k_run.tg68k.alu.sndopc[2] top.tg68k_run.tg68k.alu.sndopc[1] top.tg68k_run.tg68k.alu.sndopc[0]
|
||||
#{top.tg68k_run.tg68k.regfile[2][31:0]} top.tg68k_run.tg68k.regfile[2][31] top.tg68k_run.tg68k.regfile[2][30] top.tg68k_run.tg68k.regfile[2][29] top.tg68k_run.tg68k.regfile[2][28] top.tg68k_run.tg68k.regfile[2][27] top.tg68k_run.tg68k.regfile[2][26] top.tg68k_run.tg68k.regfile[2][25] top.tg68k_run.tg68k.regfile[2][24] top.tg68k_run.tg68k.regfile[2][23] top.tg68k_run.tg68k.regfile[2][22] top.tg68k_run.tg68k.regfile[2][21] top.tg68k_run.tg68k.regfile[2][20] top.tg68k_run.tg68k.regfile[2][19] top.tg68k_run.tg68k.regfile[2][18] top.tg68k_run.tg68k.regfile[2][17] top.tg68k_run.tg68k.regfile[2][16] top.tg68k_run.tg68k.regfile[2][15] top.tg68k_run.tg68k.regfile[2][14] top.tg68k_run.tg68k.regfile[2][13] top.tg68k_run.tg68k.regfile[2][12] top.tg68k_run.tg68k.regfile[2][11] top.tg68k_run.tg68k.regfile[2][10] top.tg68k_run.tg68k.regfile[2][9] top.tg68k_run.tg68k.regfile[2][8] top.tg68k_run.tg68k.regfile[2][7] top.tg68k_run.tg68k.regfile[2][6] top.tg68k_run.tg68k.regfile[2][5] top.tg68k_run.tg68k.regfile[2][4] top.tg68k_run.tg68k.regfile[2][3] top.tg68k_run.tg68k.regfile[2][2] top.tg68k_run.tg68k.regfile[2][1] top.tg68k_run.tg68k.regfile[2][0]
|
||||
@c00022
|
||||
#{top.tg68k_run.tg68k.regfile[1][31:0]} top.tg68k_run.tg68k.regfile[1][31] top.tg68k_run.tg68k.regfile[1][30] top.tg68k_run.tg68k.regfile[1][29] top.tg68k_run.tg68k.regfile[1][28] top.tg68k_run.tg68k.regfile[1][27] top.tg68k_run.tg68k.regfile[1][26] top.tg68k_run.tg68k.regfile[1][25] top.tg68k_run.tg68k.regfile[1][24] top.tg68k_run.tg68k.regfile[1][23] top.tg68k_run.tg68k.regfile[1][22] top.tg68k_run.tg68k.regfile[1][21] top.tg68k_run.tg68k.regfile[1][20] top.tg68k_run.tg68k.regfile[1][19] top.tg68k_run.tg68k.regfile[1][18] top.tg68k_run.tg68k.regfile[1][17] top.tg68k_run.tg68k.regfile[1][16] top.tg68k_run.tg68k.regfile[1][15] top.tg68k_run.tg68k.regfile[1][14] top.tg68k_run.tg68k.regfile[1][13] top.tg68k_run.tg68k.regfile[1][12] top.tg68k_run.tg68k.regfile[1][11] top.tg68k_run.tg68k.regfile[1][10] top.tg68k_run.tg68k.regfile[1][9] top.tg68k_run.tg68k.regfile[1][8] top.tg68k_run.tg68k.regfile[1][7] top.tg68k_run.tg68k.regfile[1][6] top.tg68k_run.tg68k.regfile[1][5] top.tg68k_run.tg68k.regfile[1][4] top.tg68k_run.tg68k.regfile[1][3] top.tg68k_run.tg68k.regfile[1][2] top.tg68k_run.tg68k.regfile[1][1] top.tg68k_run.tg68k.regfile[1][0]
|
||||
@28
|
||||
top.tg68k_run.tg68k.regfile[1][31]
|
||||
top.tg68k_run.tg68k.regfile[1][30]
|
||||
top.tg68k_run.tg68k.regfile[1][29]
|
||||
top.tg68k_run.tg68k.regfile[1][28]
|
||||
top.tg68k_run.tg68k.regfile[1][27]
|
||||
top.tg68k_run.tg68k.regfile[1][26]
|
||||
top.tg68k_run.tg68k.regfile[1][25]
|
||||
top.tg68k_run.tg68k.regfile[1][24]
|
||||
top.tg68k_run.tg68k.regfile[1][23]
|
||||
top.tg68k_run.tg68k.regfile[1][22]
|
||||
top.tg68k_run.tg68k.regfile[1][21]
|
||||
top.tg68k_run.tg68k.regfile[1][20]
|
||||
top.tg68k_run.tg68k.regfile[1][19]
|
||||
top.tg68k_run.tg68k.regfile[1][18]
|
||||
top.tg68k_run.tg68k.regfile[1][17]
|
||||
top.tg68k_run.tg68k.regfile[1][16]
|
||||
top.tg68k_run.tg68k.regfile[1][15]
|
||||
top.tg68k_run.tg68k.regfile[1][14]
|
||||
top.tg68k_run.tg68k.regfile[1][13]
|
||||
top.tg68k_run.tg68k.regfile[1][12]
|
||||
top.tg68k_run.tg68k.regfile[1][11]
|
||||
top.tg68k_run.tg68k.regfile[1][10]
|
||||
top.tg68k_run.tg68k.regfile[1][9]
|
||||
top.tg68k_run.tg68k.regfile[1][8]
|
||||
top.tg68k_run.tg68k.regfile[1][7]
|
||||
top.tg68k_run.tg68k.regfile[1][6]
|
||||
top.tg68k_run.tg68k.regfile[1][5]
|
||||
top.tg68k_run.tg68k.regfile[1][4]
|
||||
top.tg68k_run.tg68k.regfile[1][3]
|
||||
top.tg68k_run.tg68k.regfile[1][2]
|
||||
top.tg68k_run.tg68k.regfile[1][1]
|
||||
top.tg68k_run.tg68k.regfile[1][0]
|
||||
@1401200
|
||||
-group_end
|
||||
@22
|
||||
#{top.tg68k_run.tg68k.alu.set_flags[3:0]} top.tg68k_run.tg68k.alu.set_flags[3] top.tg68k_run.tg68k.alu.set_flags[2] top.tg68k_run.tg68k.alu.set_flags[1] top.tg68k_run.tg68k.alu.set_flags[0]
|
||||
#{top.tg68k_run.tg68k.ea_data[31:0]} top.tg68k_run.tg68k.ea_data[31] top.tg68k_run.tg68k.ea_data[30] top.tg68k_run.tg68k.ea_data[29] top.tg68k_run.tg68k.ea_data[28] top.tg68k_run.tg68k.ea_data[27] top.tg68k_run.tg68k.ea_data[26] top.tg68k_run.tg68k.ea_data[25] top.tg68k_run.tg68k.ea_data[24] top.tg68k_run.tg68k.ea_data[23] top.tg68k_run.tg68k.ea_data[22] top.tg68k_run.tg68k.ea_data[21] top.tg68k_run.tg68k.ea_data[20] top.tg68k_run.tg68k.ea_data[19] top.tg68k_run.tg68k.ea_data[18] top.tg68k_run.tg68k.ea_data[17] top.tg68k_run.tg68k.ea_data[16] top.tg68k_run.tg68k.ea_data[15] top.tg68k_run.tg68k.ea_data[14] top.tg68k_run.tg68k.ea_data[13] top.tg68k_run.tg68k.ea_data[12] top.tg68k_run.tg68k.ea_data[11] top.tg68k_run.tg68k.ea_data[10] top.tg68k_run.tg68k.ea_data[9] top.tg68k_run.tg68k.ea_data[8] top.tg68k_run.tg68k.ea_data[7] top.tg68k_run.tg68k.ea_data[6] top.tg68k_run.tg68k.ea_data[5] top.tg68k_run.tg68k.ea_data[4] top.tg68k_run.tg68k.ea_data[3] top.tg68k_run.tg68k.ea_data[2] top.tg68k_run.tg68k.ea_data[1] top.tg68k_run.tg68k.ea_data[0]
|
||||
#{top.tg68k_run.tg68k.op2out[31:0]} top.tg68k_run.tg68k.op2out[31] top.tg68k_run.tg68k.op2out[30] top.tg68k_run.tg68k.op2out[29] top.tg68k_run.tg68k.op2out[28] top.tg68k_run.tg68k.op2out[27] top.tg68k_run.tg68k.op2out[26] top.tg68k_run.tg68k.op2out[25] top.tg68k_run.tg68k.op2out[24] top.tg68k_run.tg68k.op2out[23] top.tg68k_run.tg68k.op2out[22] top.tg68k_run.tg68k.op2out[21] top.tg68k_run.tg68k.op2out[20] top.tg68k_run.tg68k.op2out[19] top.tg68k_run.tg68k.op2out[18] top.tg68k_run.tg68k.op2out[17] top.tg68k_run.tg68k.op2out[16] top.tg68k_run.tg68k.op2out[15] top.tg68k_run.tg68k.op2out[14] top.tg68k_run.tg68k.op2out[13] top.tg68k_run.tg68k.op2out[12] top.tg68k_run.tg68k.op2out[11] top.tg68k_run.tg68k.op2out[10] top.tg68k_run.tg68k.op2out[9] top.tg68k_run.tg68k.op2out[8] top.tg68k_run.tg68k.op2out[7] top.tg68k_run.tg68k.op2out[6] top.tg68k_run.tg68k.op2out[5] top.tg68k_run.tg68k.op2out[4] top.tg68k_run.tg68k.op2out[3] top.tg68k_run.tg68k.op2out[2] top.tg68k_run.tg68k.op2out[1] top.tg68k_run.tg68k.op2out[0]
|
||||
@24
|
||||
#{top.tg68k_run.tg68k.alu.bf_shift[5:0]} top.tg68k_run.tg68k.alu.bf_shift[5] top.tg68k_run.tg68k.alu.bf_shift[4] top.tg68k_run.tg68k.alu.bf_shift[3] top.tg68k_run.tg68k.alu.bf_shift[2] top.tg68k_run.tg68k.alu.bf_shift[1] top.tg68k_run.tg68k.alu.bf_shift[0]
|
||||
@23
|
||||
#{top.tg68k_run.tg68k.alu.bf_loffset[4:0]} top.tg68k_run.tg68k.alu.bf_loffset[4] top.tg68k_run.tg68k.alu.bf_loffset[3] top.tg68k_run.tg68k.alu.bf_loffset[2] top.tg68k_run.tg68k.alu.bf_loffset[1] top.tg68k_run.tg68k.alu.bf_loffset[0]
|
||||
#{top.tg68k_run.tg68k.regfile[0][31:0]} top.tg68k_run.tg68k.regfile[0][31] top.tg68k_run.tg68k.regfile[0][30] top.tg68k_run.tg68k.regfile[0][29] top.tg68k_run.tg68k.regfile[0][28] top.tg68k_run.tg68k.regfile[0][27] top.tg68k_run.tg68k.regfile[0][26] top.tg68k_run.tg68k.regfile[0][25] top.tg68k_run.tg68k.regfile[0][24] top.tg68k_run.tg68k.regfile[0][23] top.tg68k_run.tg68k.regfile[0][22] top.tg68k_run.tg68k.regfile[0][21] top.tg68k_run.tg68k.regfile[0][20] top.tg68k_run.tg68k.regfile[0][19] top.tg68k_run.tg68k.regfile[0][18] top.tg68k_run.tg68k.regfile[0][17] top.tg68k_run.tg68k.regfile[0][16] top.tg68k_run.tg68k.regfile[0][15] top.tg68k_run.tg68k.regfile[0][14] top.tg68k_run.tg68k.regfile[0][13] top.tg68k_run.tg68k.regfile[0][12] top.tg68k_run.tg68k.regfile[0][11] top.tg68k_run.tg68k.regfile[0][10] top.tg68k_run.tg68k.regfile[0][9] top.tg68k_run.tg68k.regfile[0][8] top.tg68k_run.tg68k.regfile[0][7] top.tg68k_run.tg68k.regfile[0][6] top.tg68k_run.tg68k.regfile[0][5] top.tg68k_run.tg68k.regfile[0][4] top.tg68k_run.tg68k.regfile[0][3] top.tg68k_run.tg68k.regfile[0][2] top.tg68k_run.tg68k.regfile[0][1] top.tg68k_run.tg68k.regfile[0][0]
|
||||
#{top.tg68k_run.tg68k.alu.result_mulu[63:0]} top.tg68k_run.tg68k.alu.result_mulu[63] top.tg68k_run.tg68k.alu.result_mulu[62] top.tg68k_run.tg68k.alu.result_mulu[61] top.tg68k_run.tg68k.alu.result_mulu[60] top.tg68k_run.tg68k.alu.result_mulu[59] top.tg68k_run.tg68k.alu.result_mulu[58] top.tg68k_run.tg68k.alu.result_mulu[57] top.tg68k_run.tg68k.alu.result_mulu[56] top.tg68k_run.tg68k.alu.result_mulu[55] top.tg68k_run.tg68k.alu.result_mulu[54] top.tg68k_run.tg68k.alu.result_mulu[53] top.tg68k_run.tg68k.alu.result_mulu[52] top.tg68k_run.tg68k.alu.result_mulu[51] top.tg68k_run.tg68k.alu.result_mulu[50] top.tg68k_run.tg68k.alu.result_mulu[49] top.tg68k_run.tg68k.alu.result_mulu[48] top.tg68k_run.tg68k.alu.result_mulu[47] top.tg68k_run.tg68k.alu.result_mulu[46] top.tg68k_run.tg68k.alu.result_mulu[45] top.tg68k_run.tg68k.alu.result_mulu[44] top.tg68k_run.tg68k.alu.result_mulu[43] top.tg68k_run.tg68k.alu.result_mulu[42] top.tg68k_run.tg68k.alu.result_mulu[41] top.tg68k_run.tg68k.alu.result_mulu[40] top.tg68k_run.tg68k.alu.result_mulu[39] top.tg68k_run.tg68k.alu.result_mulu[38] top.tg68k_run.tg68k.alu.result_mulu[37] top.tg68k_run.tg68k.alu.result_mulu[36] top.tg68k_run.tg68k.alu.result_mulu[35] top.tg68k_run.tg68k.alu.result_mulu[34] top.tg68k_run.tg68k.alu.result_mulu[33] top.tg68k_run.tg68k.alu.result_mulu[32] top.tg68k_run.tg68k.alu.result_mulu[31] top.tg68k_run.tg68k.alu.result_mulu[30] top.tg68k_run.tg68k.alu.result_mulu[29] top.tg68k_run.tg68k.alu.result_mulu[28] top.tg68k_run.tg68k.alu.result_mulu[27] top.tg68k_run.tg68k.alu.result_mulu[26] top.tg68k_run.tg68k.alu.result_mulu[25] top.tg68k_run.tg68k.alu.result_mulu[24] top.tg68k_run.tg68k.alu.result_mulu[23] top.tg68k_run.tg68k.alu.result_mulu[22] top.tg68k_run.tg68k.alu.result_mulu[21] top.tg68k_run.tg68k.alu.result_mulu[20] top.tg68k_run.tg68k.alu.result_mulu[19] top.tg68k_run.tg68k.alu.result_mulu[18] top.tg68k_run.tg68k.alu.result_mulu[17] top.tg68k_run.tg68k.alu.result_mulu[16] top.tg68k_run.tg68k.alu.result_mulu[15] top.tg68k_run.tg68k.alu.result_mulu[14] top.tg68k_run.tg68k.alu.result_mulu[13] top.tg68k_run.tg68k.alu.result_mulu[12] top.tg68k_run.tg68k.alu.result_mulu[11] top.tg68k_run.tg68k.alu.result_mulu[10] top.tg68k_run.tg68k.alu.result_mulu[9] top.tg68k_run.tg68k.alu.result_mulu[8] top.tg68k_run.tg68k.alu.result_mulu[7] top.tg68k_run.tg68k.alu.result_mulu[6] top.tg68k_run.tg68k.alu.result_mulu[5] top.tg68k_run.tg68k.alu.result_mulu[4] top.tg68k_run.tg68k.alu.result_mulu[3] top.tg68k_run.tg68k.alu.result_mulu[2] top.tg68k_run.tg68k.alu.result_mulu[1] top.tg68k_run.tg68k.alu.result_mulu[0]
|
||||
#{top.tg68k_run.tg68k.alu.mulu_reg[63:0]} top.tg68k_run.tg68k.alu.mulu_reg[63] top.tg68k_run.tg68k.alu.mulu_reg[62] top.tg68k_run.tg68k.alu.mulu_reg[61] top.tg68k_run.tg68k.alu.mulu_reg[60] top.tg68k_run.tg68k.alu.mulu_reg[59] top.tg68k_run.tg68k.alu.mulu_reg[58] top.tg68k_run.tg68k.alu.mulu_reg[57] top.tg68k_run.tg68k.alu.mulu_reg[56] top.tg68k_run.tg68k.alu.mulu_reg[55] top.tg68k_run.tg68k.alu.mulu_reg[54] top.tg68k_run.tg68k.alu.mulu_reg[53] top.tg68k_run.tg68k.alu.mulu_reg[52] top.tg68k_run.tg68k.alu.mulu_reg[51] top.tg68k_run.tg68k.alu.mulu_reg[50] top.tg68k_run.tg68k.alu.mulu_reg[49] top.tg68k_run.tg68k.alu.mulu_reg[48] top.tg68k_run.tg68k.alu.mulu_reg[47] top.tg68k_run.tg68k.alu.mulu_reg[46] top.tg68k_run.tg68k.alu.mulu_reg[45] top.tg68k_run.tg68k.alu.mulu_reg[44] top.tg68k_run.tg68k.alu.mulu_reg[43] top.tg68k_run.tg68k.alu.mulu_reg[42] top.tg68k_run.tg68k.alu.mulu_reg[41] top.tg68k_run.tg68k.alu.mulu_reg[40] top.tg68k_run.tg68k.alu.mulu_reg[39] top.tg68k_run.tg68k.alu.mulu_reg[38] top.tg68k_run.tg68k.alu.mulu_reg[37] top.tg68k_run.tg68k.alu.mulu_reg[36] top.tg68k_run.tg68k.alu.mulu_reg[35] top.tg68k_run.tg68k.alu.mulu_reg[34] top.tg68k_run.tg68k.alu.mulu_reg[33] top.tg68k_run.tg68k.alu.mulu_reg[32] top.tg68k_run.tg68k.alu.mulu_reg[31] top.tg68k_run.tg68k.alu.mulu_reg[30] top.tg68k_run.tg68k.alu.mulu_reg[29] top.tg68k_run.tg68k.alu.mulu_reg[28] top.tg68k_run.tg68k.alu.mulu_reg[27] top.tg68k_run.tg68k.alu.mulu_reg[26] top.tg68k_run.tg68k.alu.mulu_reg[25] top.tg68k_run.tg68k.alu.mulu_reg[24] top.tg68k_run.tg68k.alu.mulu_reg[23] top.tg68k_run.tg68k.alu.mulu_reg[22] top.tg68k_run.tg68k.alu.mulu_reg[21] top.tg68k_run.tg68k.alu.mulu_reg[20] top.tg68k_run.tg68k.alu.mulu_reg[19] top.tg68k_run.tg68k.alu.mulu_reg[18] top.tg68k_run.tg68k.alu.mulu_reg[17] top.tg68k_run.tg68k.alu.mulu_reg[16] top.tg68k_run.tg68k.alu.mulu_reg[15] top.tg68k_run.tg68k.alu.mulu_reg[14] top.tg68k_run.tg68k.alu.mulu_reg[13] top.tg68k_run.tg68k.alu.mulu_reg[12] top.tg68k_run.tg68k.alu.mulu_reg[11] top.tg68k_run.tg68k.alu.mulu_reg[10] top.tg68k_run.tg68k.alu.mulu_reg[9] top.tg68k_run.tg68k.alu.mulu_reg[8] top.tg68k_run.tg68k.alu.mulu_reg[7] top.tg68k_run.tg68k.alu.mulu_reg[6] top.tg68k_run.tg68k.alu.mulu_reg[5] top.tg68k_run.tg68k.alu.mulu_reg[4] top.tg68k_run.tg68k.alu.mulu_reg[3] top.tg68k_run.tg68k.alu.mulu_reg[2] top.tg68k_run.tg68k.alu.mulu_reg[1] top.tg68k_run.tg68k.alu.mulu_reg[0]
|
||||
#{top.tg68k_run.tg68k.alu.mulu_signext[16:0]} top.tg68k_run.tg68k.alu.mulu_signext[16] top.tg68k_run.tg68k.alu.mulu_signext[15] top.tg68k_run.tg68k.alu.mulu_signext[14] top.tg68k_run.tg68k.alu.mulu_signext[13] top.tg68k_run.tg68k.alu.mulu_signext[12] top.tg68k_run.tg68k.alu.mulu_signext[11] top.tg68k_run.tg68k.alu.mulu_signext[10] top.tg68k_run.tg68k.alu.mulu_signext[9] top.tg68k_run.tg68k.alu.mulu_signext[8] top.tg68k_run.tg68k.alu.mulu_signext[7] top.tg68k_run.tg68k.alu.mulu_signext[6] top.tg68k_run.tg68k.alu.mulu_signext[5] top.tg68k_run.tg68k.alu.mulu_signext[4] top.tg68k_run.tg68k.alu.mulu_signext[3] top.tg68k_run.tg68k.alu.mulu_signext[2] top.tg68k_run.tg68k.alu.mulu_signext[1] top.tg68k_run.tg68k.alu.mulu_signext[0]
|
||||
@28
|
||||
top.tg68k_run.tg68k.alu.fasign
|
||||
top.tg68k_run.tg68k.alu.mulu_sign
|
||||
@22
|
||||
#{top.tg68k_run.tg68k.alu.bf_set2[31:0]} top.tg68k_run.tg68k.alu.bf_set2[31] top.tg68k_run.tg68k.alu.bf_set2[30] top.tg68k_run.tg68k.alu.bf_set2[29] top.tg68k_run.tg68k.alu.bf_set2[28] top.tg68k_run.tg68k.alu.bf_set2[27] top.tg68k_run.tg68k.alu.bf_set2[26] top.tg68k_run.tg68k.alu.bf_set2[25] top.tg68k_run.tg68k.alu.bf_set2[24] top.tg68k_run.tg68k.alu.bf_set2[23] top.tg68k_run.tg68k.alu.bf_set2[22] top.tg68k_run.tg68k.alu.bf_set2[21] top.tg68k_run.tg68k.alu.bf_set2[20] top.tg68k_run.tg68k.alu.bf_set2[19] top.tg68k_run.tg68k.alu.bf_set2[18] top.tg68k_run.tg68k.alu.bf_set2[17] top.tg68k_run.tg68k.alu.bf_set2[16] top.tg68k_run.tg68k.alu.bf_set2[15] top.tg68k_run.tg68k.alu.bf_set2[14] top.tg68k_run.tg68k.alu.bf_set2[13] top.tg68k_run.tg68k.alu.bf_set2[12] top.tg68k_run.tg68k.alu.bf_set2[11] top.tg68k_run.tg68k.alu.bf_set2[10] top.tg68k_run.tg68k.alu.bf_set2[9] top.tg68k_run.tg68k.alu.bf_set2[8] top.tg68k_run.tg68k.alu.bf_set2[7] top.tg68k_run.tg68k.alu.bf_set2[6] top.tg68k_run.tg68k.alu.bf_set2[5] top.tg68k_run.tg68k.alu.bf_set2[4] top.tg68k_run.tg68k.alu.bf_set2[3] top.tg68k_run.tg68k.alu.bf_set2[2] top.tg68k_run.tg68k.alu.bf_set2[1] top.tg68k_run.tg68k.alu.bf_set2[0]
|
||||
#{top.tg68k_run.tg68k.alu.bf_datareg[31:0]} top.tg68k_run.tg68k.alu.bf_datareg[31] top.tg68k_run.tg68k.alu.bf_datareg[30] top.tg68k_run.tg68k.alu.bf_datareg[29] top.tg68k_run.tg68k.alu.bf_datareg[28] top.tg68k_run.tg68k.alu.bf_datareg[27] top.tg68k_run.tg68k.alu.bf_datareg[26] top.tg68k_run.tg68k.alu.bf_datareg[25] top.tg68k_run.tg68k.alu.bf_datareg[24] top.tg68k_run.tg68k.alu.bf_datareg[23] top.tg68k_run.tg68k.alu.bf_datareg[22] top.tg68k_run.tg68k.alu.bf_datareg[21] top.tg68k_run.tg68k.alu.bf_datareg[20] top.tg68k_run.tg68k.alu.bf_datareg[19] top.tg68k_run.tg68k.alu.bf_datareg[18] top.tg68k_run.tg68k.alu.bf_datareg[17] top.tg68k_run.tg68k.alu.bf_datareg[16] top.tg68k_run.tg68k.alu.bf_datareg[15] top.tg68k_run.tg68k.alu.bf_datareg[14] top.tg68k_run.tg68k.alu.bf_datareg[13] top.tg68k_run.tg68k.alu.bf_datareg[12] top.tg68k_run.tg68k.alu.bf_datareg[11] top.tg68k_run.tg68k.alu.bf_datareg[10] top.tg68k_run.tg68k.alu.bf_datareg[9] top.tg68k_run.tg68k.alu.bf_datareg[8] top.tg68k_run.tg68k.alu.bf_datareg[7] top.tg68k_run.tg68k.alu.bf_datareg[6] top.tg68k_run.tg68k.alu.bf_datareg[5] top.tg68k_run.tg68k.alu.bf_datareg[4] top.tg68k_run.tg68k.alu.bf_datareg[3] top.tg68k_run.tg68k.alu.bf_datareg[2] top.tg68k_run.tg68k.alu.bf_datareg[1] top.tg68k_run.tg68k.alu.bf_datareg[0]
|
||||
#{top.tg68k_run.tg68k.alu.datareg[31:0]} top.tg68k_run.tg68k.alu.datareg[31] top.tg68k_run.tg68k.alu.datareg[30] top.tg68k_run.tg68k.alu.datareg[29] top.tg68k_run.tg68k.alu.datareg[28] top.tg68k_run.tg68k.alu.datareg[27] top.tg68k_run.tg68k.alu.datareg[26] top.tg68k_run.tg68k.alu.datareg[25] top.tg68k_run.tg68k.alu.datareg[24] top.tg68k_run.tg68k.alu.datareg[23] top.tg68k_run.tg68k.alu.datareg[22] top.tg68k_run.tg68k.alu.datareg[21] top.tg68k_run.tg68k.alu.datareg[20] top.tg68k_run.tg68k.alu.datareg[19] top.tg68k_run.tg68k.alu.datareg[18] top.tg68k_run.tg68k.alu.datareg[17] top.tg68k_run.tg68k.alu.datareg[16] top.tg68k_run.tg68k.alu.datareg[15] top.tg68k_run.tg68k.alu.datareg[14] top.tg68k_run.tg68k.alu.datareg[13] top.tg68k_run.tg68k.alu.datareg[12] top.tg68k_run.tg68k.alu.datareg[11] top.tg68k_run.tg68k.alu.datareg[10] top.tg68k_run.tg68k.alu.datareg[9] top.tg68k_run.tg68k.alu.datareg[8] top.tg68k_run.tg68k.alu.datareg[7] top.tg68k_run.tg68k.alu.datareg[6] top.tg68k_run.tg68k.alu.datareg[5] top.tg68k_run.tg68k.alu.datareg[4] top.tg68k_run.tg68k.alu.datareg[3] top.tg68k_run.tg68k.alu.datareg[2] top.tg68k_run.tg68k.alu.datareg[1] top.tg68k_run.tg68k.alu.datareg[0]
|
||||
#{top.tg68k_run.tg68k.alu.op1in[31:0]} top.tg68k_run.tg68k.alu.op1in[31] top.tg68k_run.tg68k.alu.op1in[30] top.tg68k_run.tg68k.alu.op1in[29] top.tg68k_run.tg68k.alu.op1in[28] top.tg68k_run.tg68k.alu.op1in[27] top.tg68k_run.tg68k.alu.op1in[26] top.tg68k_run.tg68k.alu.op1in[25] top.tg68k_run.tg68k.alu.op1in[24] top.tg68k_run.tg68k.alu.op1in[23] top.tg68k_run.tg68k.alu.op1in[22] top.tg68k_run.tg68k.alu.op1in[21] top.tg68k_run.tg68k.alu.op1in[20] top.tg68k_run.tg68k.alu.op1in[19] top.tg68k_run.tg68k.alu.op1in[18] top.tg68k_run.tg68k.alu.op1in[17] top.tg68k_run.tg68k.alu.op1in[16] top.tg68k_run.tg68k.alu.op1in[15] top.tg68k_run.tg68k.alu.op1in[14] top.tg68k_run.tg68k.alu.op1in[13] top.tg68k_run.tg68k.alu.op1in[12] top.tg68k_run.tg68k.alu.op1in[11] top.tg68k_run.tg68k.alu.op1in[10] top.tg68k_run.tg68k.alu.op1in[9] top.tg68k_run.tg68k.alu.op1in[8] top.tg68k_run.tg68k.alu.op1in[7] top.tg68k_run.tg68k.alu.op1in[6] top.tg68k_run.tg68k.alu.op1in[5] top.tg68k_run.tg68k.alu.op1in[4] top.tg68k_run.tg68k.alu.op1in[3] top.tg68k_run.tg68k.alu.op1in[2] top.tg68k_run.tg68k.alu.op1in[1] top.tg68k_run.tg68k.alu.op1in[0]
|
||||
#{top.tg68k_run.tg68k.alu.bf_ext_in[7:0]} top.tg68k_run.tg68k.alu.bf_ext_in[7] top.tg68k_run.tg68k.alu.bf_ext_in[6] top.tg68k_run.tg68k.alu.bf_ext_in[5] top.tg68k_run.tg68k.alu.bf_ext_in[4] top.tg68k_run.tg68k.alu.bf_ext_in[3] top.tg68k_run.tg68k.alu.bf_ext_in[2] top.tg68k_run.tg68k.alu.bf_ext_in[1] top.tg68k_run.tg68k.alu.bf_ext_in[0]
|
||||
#{top.tg68k_run.tg68k.alu.reg_qb[31:0]} top.tg68k_run.tg68k.alu.reg_qb[31] top.tg68k_run.tg68k.alu.reg_qb[30] top.tg68k_run.tg68k.alu.reg_qb[29] top.tg68k_run.tg68k.alu.reg_qb[28] top.tg68k_run.tg68k.alu.reg_qb[27] top.tg68k_run.tg68k.alu.reg_qb[26] top.tg68k_run.tg68k.alu.reg_qb[25] top.tg68k_run.tg68k.alu.reg_qb[24] top.tg68k_run.tg68k.alu.reg_qb[23] top.tg68k_run.tg68k.alu.reg_qb[22] top.tg68k_run.tg68k.alu.reg_qb[21] top.tg68k_run.tg68k.alu.reg_qb[20] top.tg68k_run.tg68k.alu.reg_qb[19] top.tg68k_run.tg68k.alu.reg_qb[18] top.tg68k_run.tg68k.alu.reg_qb[17] top.tg68k_run.tg68k.alu.reg_qb[16] top.tg68k_run.tg68k.alu.reg_qb[15] top.tg68k_run.tg68k.alu.reg_qb[14] top.tg68k_run.tg68k.alu.reg_qb[13] top.tg68k_run.tg68k.alu.reg_qb[12] top.tg68k_run.tg68k.alu.reg_qb[11] top.tg68k_run.tg68k.alu.reg_qb[10] top.tg68k_run.tg68k.alu.reg_qb[9] top.tg68k_run.tg68k.alu.reg_qb[8] top.tg68k_run.tg68k.alu.reg_qb[7] top.tg68k_run.tg68k.alu.reg_qb[6] top.tg68k_run.tg68k.alu.reg_qb[5] top.tg68k_run.tg68k.alu.reg_qb[4] top.tg68k_run.tg68k.alu.reg_qb[3] top.tg68k_run.tg68k.alu.reg_qb[2] top.tg68k_run.tg68k.alu.reg_qb[1] top.tg68k_run.tg68k.alu.reg_qb[0]
|
||||
#{top.tg68k_run.tg68k.alu.result[39:0]} top.tg68k_run.tg68k.alu.result[39] top.tg68k_run.tg68k.alu.result[38] top.tg68k_run.tg68k.alu.result[37] top.tg68k_run.tg68k.alu.result[36] top.tg68k_run.tg68k.alu.result[35] top.tg68k_run.tg68k.alu.result[34] top.tg68k_run.tg68k.alu.result[33] top.tg68k_run.tg68k.alu.result[32] top.tg68k_run.tg68k.alu.result[31] top.tg68k_run.tg68k.alu.result[30] top.tg68k_run.tg68k.alu.result[29] top.tg68k_run.tg68k.alu.result[28] top.tg68k_run.tg68k.alu.result[27] top.tg68k_run.tg68k.alu.result[26] top.tg68k_run.tg68k.alu.result[25] top.tg68k_run.tg68k.alu.result[24] top.tg68k_run.tg68k.alu.result[23] top.tg68k_run.tg68k.alu.result[22] top.tg68k_run.tg68k.alu.result[21] top.tg68k_run.tg68k.alu.result[20] top.tg68k_run.tg68k.alu.result[19] top.tg68k_run.tg68k.alu.result[18] top.tg68k_run.tg68k.alu.result[17] top.tg68k_run.tg68k.alu.result[16] top.tg68k_run.tg68k.alu.result[15] top.tg68k_run.tg68k.alu.result[14] top.tg68k_run.tg68k.alu.result[13] top.tg68k_run.tg68k.alu.result[12] top.tg68k_run.tg68k.alu.result[11] top.tg68k_run.tg68k.alu.result[10] top.tg68k_run.tg68k.alu.result[9] top.tg68k_run.tg68k.alu.result[8] top.tg68k_run.tg68k.alu.result[7] top.tg68k_run.tg68k.alu.result[6] top.tg68k_run.tg68k.alu.result[5] top.tg68k_run.tg68k.alu.result[4] top.tg68k_run.tg68k.alu.result[3] top.tg68k_run.tg68k.alu.result[2] top.tg68k_run.tg68k.alu.result[1] top.tg68k_run.tg68k.alu.result[0]
|
||||
#{top.tg68k_run.tg68k.alu.faktora[31:0]} top.tg68k_run.tg68k.alu.faktora[31] top.tg68k_run.tg68k.alu.faktora[30] top.tg68k_run.tg68k.alu.faktora[29] top.tg68k_run.tg68k.alu.faktora[28] top.tg68k_run.tg68k.alu.faktora[27] top.tg68k_run.tg68k.alu.faktora[26] top.tg68k_run.tg68k.alu.faktora[25] top.tg68k_run.tg68k.alu.faktora[24] top.tg68k_run.tg68k.alu.faktora[23] top.tg68k_run.tg68k.alu.faktora[22] top.tg68k_run.tg68k.alu.faktora[21] top.tg68k_run.tg68k.alu.faktora[20] top.tg68k_run.tg68k.alu.faktora[19] top.tg68k_run.tg68k.alu.faktora[18] top.tg68k_run.tg68k.alu.faktora[17] top.tg68k_run.tg68k.alu.faktora[16] top.tg68k_run.tg68k.alu.faktora[15] top.tg68k_run.tg68k.alu.faktora[14] top.tg68k_run.tg68k.alu.faktora[13] top.tg68k_run.tg68k.alu.faktora[12] top.tg68k_run.tg68k.alu.faktora[11] top.tg68k_run.tg68k.alu.faktora[10] top.tg68k_run.tg68k.alu.faktora[9] top.tg68k_run.tg68k.alu.faktora[8] top.tg68k_run.tg68k.alu.faktora[7] top.tg68k_run.tg68k.alu.faktora[6] top.tg68k_run.tg68k.alu.faktora[5] top.tg68k_run.tg68k.alu.faktora[4] top.tg68k_run.tg68k.alu.faktora[3] top.tg68k_run.tg68k.alu.faktora[2] top.tg68k_run.tg68k.alu.faktora[1] top.tg68k_run.tg68k.alu.faktora[0]
|
||||
#{top.tg68k_run.tg68k.alu.faktorb[31:0]} top.tg68k_run.tg68k.alu.faktorb[31] top.tg68k_run.tg68k.alu.faktorb[30] top.tg68k_run.tg68k.alu.faktorb[29] top.tg68k_run.tg68k.alu.faktorb[28] top.tg68k_run.tg68k.alu.faktorb[27] top.tg68k_run.tg68k.alu.faktorb[26] top.tg68k_run.tg68k.alu.faktorb[25] top.tg68k_run.tg68k.alu.faktorb[24] top.tg68k_run.tg68k.alu.faktorb[23] top.tg68k_run.tg68k.alu.faktorb[22] top.tg68k_run.tg68k.alu.faktorb[21] top.tg68k_run.tg68k.alu.faktorb[20] top.tg68k_run.tg68k.alu.faktorb[19] top.tg68k_run.tg68k.alu.faktorb[18] top.tg68k_run.tg68k.alu.faktorb[17] top.tg68k_run.tg68k.alu.faktorb[16] top.tg68k_run.tg68k.alu.faktorb[15] top.tg68k_run.tg68k.alu.faktorb[14] top.tg68k_run.tg68k.alu.faktorb[13] top.tg68k_run.tg68k.alu.faktorb[12] top.tg68k_run.tg68k.alu.faktorb[11] top.tg68k_run.tg68k.alu.faktorb[10] top.tg68k_run.tg68k.alu.faktorb[9] top.tg68k_run.tg68k.alu.faktorb[8] top.tg68k_run.tg68k.alu.faktorb[7] top.tg68k_run.tg68k.alu.faktorb[6] top.tg68k_run.tg68k.alu.faktorb[5] top.tg68k_run.tg68k.alu.faktorb[4] top.tg68k_run.tg68k.alu.faktorb[3] top.tg68k_run.tg68k.alu.faktorb[2] top.tg68k_run.tg68k.alu.faktorb[1] top.tg68k_run.tg68k.alu.faktorb[0]
|
||||
@420
|
||||
top.tg68k_run.tg68k.rdindex_b
|
||||
@29
|
||||
top.tg68k_run.tg68k.source_2ndlbits
|
||||
[pattern_trace] 1
|
||||
[pattern_trace] 0
|
||||
|
||||
@@ -22,8 +22,7 @@ generic(
|
||||
extAddr_Mode : integer:= 2; --0=>no, 1=>yes, 2=>switchable with CPU(1)
|
||||
MUL_Mode : integer := 2; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no MUL,
|
||||
DIV_Mode : integer := 2; --0=>16Bit, 1=>32Bit, 2=>switchable with CPU(1), 3=>no DIV,
|
||||
BitField : integer := 2; --0=>no, 1=>yes, 2=>switchable with CPU(1)
|
||||
BarrelShifter : integer := 2 --0=>no, 1=>yes, 2=>switchable with CPU(1)
|
||||
BitField : integer := 2 --0=>no, 1=>yes, 2=>switchable with CPU(1)
|
||||
);
|
||||
port (clk : in std_logic;
|
||||
nReset : in std_logic; --low active
|
||||
|
||||
Reference in New Issue
Block a user