1
0
mirror of https://github.com/mist-devel/mist-board.git synced 2026-02-05 15:44:40 +00:00

Parametrized PAL/NTSC build, added NTSC kernal

This commit is contained in:
Gyorgy Szombathelyi
2018-08-28 19:58:57 +02:00
parent 81bec6cb36
commit a4f410e82a
5 changed files with 16395 additions and 10 deletions

View File

@@ -30,7 +30,7 @@
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////
module C16(
module C16 #(parameter MODE_PAL = 1)(
input wire CLK28,
input wire RESET,
input wire WAIT,
@@ -150,7 +150,7 @@ ted mos8360(
// Kernal rom
kernal_rom kernal(
kernal_rom #(.MODE_PAL(MODE_PAL)) kernal(
.clk(CLK28),
.address_in(sreset?kernal_dl_addr:c16_addr[13:0]),
.data_out(kernal_data),

View File

@@ -57,6 +57,7 @@ module c16_mist (
output [5:0] VGA_B
);
parameter MODE_PAL = 1'b1;
// -------------------------------------------------------------------------
// ------------------------------ user_io ----------------------------------
// -------------------------------------------------------------------------
@@ -502,7 +503,7 @@ always @(negedge clk28) begin
end
// include the c16 itself
C16 c16 (
C16 #(.MODE_PAL(MODE_PAL)) c16 (
.CLK28 ( clk28 ),
.RESET ( reset ),
.WAIT ( c16_wait ),
@@ -553,8 +554,7 @@ C16 c16 (
// the FPGATED uses two different clocks for NTSC and PAL mode.
// Switching the clocks may crash the system. We might need to force a reset it.
wire clk28 = c16_pal?clk28_pal:clk28_ntsc;
//wire clk28 = clk28_pal;
wire clk28 = MODE_PAL?clk28_pal:clk28_ntsc;
wire pll_locked = pll_pal_locked && pll_ntsc_locked;
// tv15hkz has quarter the pixel rate, so we need a 7mhz clock for the OSD

View File

@@ -29,8 +29,8 @@
// If you want to convert your own kernal image to compatible version use
// bin2hex.pl perl script to convert it to .hex format.
//////////////////////////////////////////////////////////////////////////////////
module kernal_rom(
input wire clk,
module kernal_rom #(parameter MODE_PAL=1) (
input wire clk,
input wire [13:0] address_in,
output wire [7:0] data_out,
input wire [7:0] data_in,
@@ -50,10 +50,11 @@ initial begin
//$readmemh("Diag264_PAL.hex",kernal);
//$readmemh("Diag264_NTSC.hex",kernal);
if (MODE_PAL)
$readmemh("roms/kernal_PAL.hex",kernal);
else
$readmemh("roms/kernal_NTSC.hex",kernal);
$readmemh("kernal_PAL.hex",kernal);
//$readmemh("kernal_NTSC.hex",kernal);
//$readmemh("Jiffy_PAL.hex",kernal);
// Note that Jiffy DOS is not free so Jiffy_PAL.hex is not included with FPGATED source code

16384
cores/c16/roms/kernal_NTSC.hex Normal file

File diff suppressed because it is too large Load Diff