Gyorgy Szombathelyi
08fdc65d69
[C64] T65: detect IRQ even when not RDY
...
Fixes Tsunami demo
Waiting for RDY while the interrupt already asserted causes too much
delay. The interrupt cycle will still start at the correct position,
as soon as the RDY line is de-asserted, and other conditions are satisfied.
2020-03-23 16:17:21 +01:00
..
2019-12-13 14:08:43 +01:00
2020-03-17 14:14:06 +01:00
2018-09-05 23:27:12 +02:00
2019-02-05 13:23:54 +01:00
2019-02-05 13:23:07 +01:00
2020-03-23 16:17:21 +01:00
2019-04-17 21:16:47 +02:00
2018-09-05 23:27:12 +02:00
2018-09-05 23:27:12 +02:00
2019-02-05 13:21:43 +01:00
2020-03-16 21:18:19 +01:00
2018-09-05 23:27:12 +02:00
2019-11-09 14:50:55 +01:00
2018-09-05 23:27:12 +02:00
2020-03-17 10:47:15 +01:00
2018-09-05 23:27:12 +02:00
2018-09-05 23:27:12 +02:00
2019-04-27 12:30:08 +02:00
2019-02-06 19:43:19 +01:00
2018-09-05 23:27:12 +02:00
2018-09-05 23:27:12 +02:00
2018-09-05 23:27:12 +02:00
2019-04-10 23:21:52 +02:00
2020-03-17 20:48:14 +01:00
2018-09-05 23:27:12 +02:00