mirror of
https://github.com/olofk/serv.git
synced 2026-04-28 21:17:20 +00:00
Syntax and reset fixes for ModelSim
This commit is contained in:
@@ -8,6 +8,8 @@ module servant_tb;
|
||||
reg wb_clk = 1'b0;
|
||||
reg wb_rst = 1'b1;
|
||||
|
||||
wire q;
|
||||
|
||||
always #31 wb_clk <= !wb_clk;
|
||||
initial #62 wb_rst <= 1'b0;
|
||||
|
||||
|
||||
Reference in New Issue
Block a user