1
0
mirror of https://github.com/olofk/serv.git synced 2026-05-05 23:56:09 +00:00

Fix width mismatches to make code verilator clean

This commit is contained in:
Olof Kindgren
2019-03-25 15:39:18 +01:00
parent 3438e0f172
commit bba836ad8c
8 changed files with 33 additions and 11 deletions

View File

@@ -19,7 +19,7 @@ module serv_bufreg
reg c_r;
reg [31:0] data;
assign {c,q} = (i_rs1 & i_rs1_en) + (i_imm & i_imm_en) + c_r;
assign {c,q} = {1'b0,(i_rs1 & i_rs1_en)} + {1'b0,(i_imm & i_imm_en)} + c_r;
always @(posedge i_clk) begin
c_r <= c & !i_clr;