1
0
mirror of https://github.com/olofk/serv.git synced 2026-05-02 14:39:58 +00:00

Refactor testbench

Introduce an intermediate common simulation toplevel for verilator
and other sims
This commit is contained in:
Olof Kindgren
2020-03-03 09:15:50 +01:00
parent 3468958f1e
commit c9a3c883f1
6 changed files with 74 additions and 40 deletions

View File

@@ -2,7 +2,7 @@
#include <signal.h>
#include "verilated_vcd_c.h"
#include "Vservant.h"
#include "Vservant_sim.h"
using namespace std;
@@ -91,7 +91,7 @@ int main(int argc, char **argv, char **env)
uart_context_t uart_context;
Verilated::commandArgs(argc, argv);
Vservant* top = new Vservant;
Vservant_sim* top = new Vservant_sim;
const char *arg = Verilated::commandArgsPlusMatch("uart_baudrate=");
if (arg[0]) {