Make it more explicit that this clock generator is for the ICE FPGA family. Signed-off-by: Liam Beguin <liambeguin@gmail.com>