mirror of
https://github.com/olofk/serv.git
synced 2026-01-11 23:42:50 +00:00
6e9a6601f3
Make it more explicit that this clock generator is for the ICE FPGA family. Signed-off-by: Liam Beguin <liambeguin@gmail.com>
29 lines
493 B
Verilog
29 lines
493 B
Verilog
`default_nettype none
|
|
module service
|
|
(
|
|
input wire i_clk,
|
|
output wire q);
|
|
|
|
parameter memfile = "zephyr_hello.hex";
|
|
parameter memsize = 8192;
|
|
parameter PLL = "NONE";
|
|
|
|
wire wb_clk;
|
|
wire wb_rst;
|
|
|
|
service_clock_gen #(.PLL (PLL))
|
|
clock_gen
|
|
(.i_clk (i_clk),
|
|
.o_clk (wb_clk),
|
|
.o_rst (wb_rst));
|
|
|
|
servant
|
|
#(.memfile (memfile),
|
|
.memsize (memsize))
|
|
servant
|
|
(.wb_clk (wb_clk),
|
|
.wb_rst (wb_rst),
|
|
.q (q));
|
|
|
|
endmodule
|