mirror of
https://github.com/olofk/serv.git
synced 2026-01-31 05:21:51 +00:00
12 lines
201 B
Verilog
12 lines
201 B
Verilog
module wb_gpio
|
|
(
|
|
input wire i_wb_clk,
|
|
input wire i_wb_dat,
|
|
input wire i_wb_cyc,
|
|
output reg o_gpio);
|
|
|
|
always @(posedge i_wb_clk)
|
|
if (i_wb_cyc)
|
|
o_gpio <= i_wb_dat;
|
|
endmodule
|