github.com/olofk.serv
1
0
Fork 0
mirror of https://github.com/olofk/serv.git synced 2026-01-13 15:17:25 +00:00
Code Issues Releases Wiki Activity
15 Commits 11 Branches 9 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Olof Kindgren f12f8ecf61 Remove MEM_WAIT state
2018-11-15 09:59:25 +01:00
bench
csr, verilator, traps
2018-11-14 12:16:20 +01:00
data
jal, addi, lui, lb
2018-10-26 22:52:39 +02:00
picorv32_firmware
Update firmware
2018-11-09 21:28:40 +01:00
rtl
Remove MEM_WAIT state
2018-11-15 09:59:25 +01:00
barrel.mem
Initial commit
2018-10-23 23:45:41 +02:00
decode.mem
Initial commit
2018-10-23 23:45:41 +02:00
firmware.hex
Update firmware
2018-11-09 21:28:40 +01:00
ser_add_tb.v
Initial commit
2018-10-23 23:45:41 +02:00
serv_top_tb.v
Initial commit
2018-10-23 23:45:41 +02:00
serv.core
csr, verilator, traps
2018-11-14 12:16:20 +01:00
testhalt.v
csr, verilator, traps
2018-11-14 12:16:20 +01:00
testprint.v
csr, verilator, traps
2018-11-14 12:16:20 +01:00
Description
SERV - The SErial RISC-V CPU
20 MiB
Languages
Verilog 81.2%
C 8%
C++ 2.9%
Assembly 2.2%
Tcl 1.7%
Other 4%